

**W81282F**  
**USB Keyboard Controller**  
**with**  
**4 Ports Hub**

## W81282F Data Sheet Revision History

	Pages	Dates	Version	Version on Web	Main Contents
1	n.a.	08/27/99	0.50	n.a.	First published.
2					
3					
4					
5					
6					
7					
8					
9					
10					

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

## TABLE OF CONTENTS

1.	GENERAL DESCRIPTION .....	1
2.	APPLICATION BLOCK DIAGRAM .....	1
3.	FEATURES .....	2
4.	PIN CONFIGURATION .....	3
5.	PIN DESCRIPTION .....	4
6.	ABSOLUTE MAXIMUM RATINGS .....	8
7.	ELECTRICAL CHARACTERISTICS .....	9
8.	TYPICAL APPLICATION .....	11
9.	HOW TO READ THE TOP MARKING .....	13
10.	PACKAGE DIMENSIONS .....	14




## USB HUB CONTROLLER

### 1. GENERAL DESCRIPTION

The W81282F is a highly integrated USB keyboard with 4 port hub controller chip. The W81282F has a built-in 21X8 default keyboard matrix, so that it can be directly connected to keyboard with multi-media function matrix. The keyboard matrix, vendor ID, and device ID can be easily customized from an optional EEPROM or modify firmware to meet any customers' requirement. The 4 USB down-stream port can be used to connect various USB peripheral devices, such as printer, modem, speaker, camera, mice, and joystick, to system without any external glue logics. The W81282F use 12MHz clock input with internal PLL to eliminate EMI effect. The W81282F also built-in ESD/EFT protection circuit so it can pass ESD/EFT test without any external glue logics.


### 2. APPLICATION BLOCK DIAGRAM



### 3. FEATURES

- Full compliance with USB spec Rev 1.1 and HID Class Definition Rev 1.0
- Embedded microprocessor--8052 ( 6K ROM + 256 Byte RAM)
- Support auto-detected two power source mode between bus power mode and self power mode.
- 12-Mhz crystal/oscillator input to lower EMI
- Support Suspend and Resume operation
- Support ACPI features
- Four downstream ports with per port over-current protection
- Single 5V supplied with embedded 5V-3.3V regulator
- Provides the external pull-up resistor control for the up-stream connection.
- Per-port/Global power control optional
- Built-in ESD/EFT protection circuit
- Support 21 X 8 keyboard matrix
- Support consumer control function for multi-media
- Support optional EEPROM for vendor ID, device ID, and KB matrix down load
- Support encoder input for audio volume control
- Provide the external pull-up resistor control for the up-stream connect
- 100-pin PQFP
- 5V CMOS device

#### 4. PIN CONFIGURATION



## 5. PIN DESCRIPTION

Pin Number	Pin Name	I/O Type	Pin Function	Pull Up/Down
1	<b>VDD3V</b>	Power1	3.3V Regulator Output. Supplying voltage for all transceivers	-
2	<b>VDDA</b>	Power1	Analog power.	-
3	<b>SO14 (P26)</b>	IOUD2	Port 2.6 and function of Scan Out line 14.	U
4	<b>GNDA</b>	Power0	Analog ground.	-
5	<b>VBUS</b>	IUD2T	Input of upstream power status. On self-power mode, connection should be controlled by VBUS status.	-
6	<b>SO15 (P27)</b>	IOUD2	Port 2.7 and function of Scan Out line 15.	U
7	<b>LED0#</b>	IOU2P	Keyboard NumLock LED driver. To drive LED directly.	O
8	<b>SI0 (P10)</b>	IOUD2	Port 1.0 and function of Scan In line 0.	U
9	<b>LED1#</b>	IOU2P	Keyboard CapLock LED driver. To drive LED directly.	O
10	<b>SI1 (P11)</b>	IOUD2	Port 1.1 and function of Scan In line 1.	U
11	<b>LED2#</b>	IOU2P	Keyboard ScrollLock LED driver. To drive LED directly	O
12	<b>SI2 (P12)</b>	IOUD2	Port 1.2 and function of Scan In line 2.	U
13	<b>LEDOVR#</b>	IOU2P	Flag of any downstream port1 over-current. To drive LED directly	O
14	<b>SI3 (P13)</b>	IOUD2	Port 1.3 and function of Scan In line 3.	U
15,16	<b>VDD</b>	Power1	Digital supply voltage.	-
17	<b>SI4 (P14)</b>	IOUD2	Port 1.4 and function of Scan In line 4.	U
18	<b>N.C.</b>	IOUD2	No connection. This pin should be floated.	U
19	<b>RESET</b>	IUD2T	Master reset input. Active high.	-
20	<b>INPUT_P</b>	IOUD2	A programmable port and reverse for input application.	U
21	<b>SO16</b>	O2	This pin is function of Scan Out line 16.	-
22	<b>P33</b>	IOUD2	Port 3.3 and reverse for input or output application.	U
23	<b>XINT# (P32)</b>	IOUD2	Port 3.2. This pin is dedicated for internal use.	U
24	<b>EESDA/IDSEL1 (P31)</b>	IOUD2	Port 3.1 and function of serial data line interfacing with external EEPROM. If no serial EEPROM present, this pin is used to scan ID selection and named IDSEL1	U
25	<b>SI5 (P15)</b>	IOUD2	Port 1.5 and function of Scan In line 5.	U
26	<b>SI6 (P16)</b>	IOUD2	Port 1.6 and function of Scan In line 6.	U
27	<b>SI7 (P17)</b>	IOUD2	Port 1.7 and function of Scan In line 7.	U

28	<b>BUSPWR#</b>	IUD2	Buspower/Selfpower control setting. This pin should be floated or tied to VDD.	D
29	<b>SO17</b>	IOU2P	This pin is function of Scan Out line 17.	O
30	<b>GANGED#</b>	IUD2	Ganged/Individual downstream power switch control setting. Default is Individual mode.	U
31	<b>LEDEN4#</b>	IOU2P	Downstream port4 LED. Active low when port4 enable.	O
32	<b>RA</b>	IUD2	<b>This pin is a Rotation A input for consumer HID application.</b>	U
33	<b>LEDEN3#</b>	IOU2P	Downstream port3 LED. Active low when port3 enable.	O
34	<b>RB</b>	IUD2	<b>This pin is a Rotation B input for consumer HID application.</b>	U
35	<b>LEDEN2#</b>	IOU2P	Downstream port2 LED. Active low when port2 enable.	O
36	<b>PLLE</b>	IUD2	PLL clock generator enable/disable control. It should be tied to VDD. (PLLE=1, clock=12MHz ; PLLE=0, clock=48MHz)	U
37	<b>LEDEN1#</b>	IOU2P	Downstream port1 LED. Active low when port1 enable.	O
38	<b>N.C.</b>	IUD2	No connection. This pin should be floated.	U
39	<b>N.C.</b>	IUD2	No connection. This pin should be floated.	U
40	<b>GND</b>	Power0	Digital ground	-
41	<b>XTAL1</b>	OSCM	Clock In. (12MHz when PLLE=1, 48MHz when PLLE=0)	-
42	<b>XTAL2</b>	OSCM	Clock Out.	-
43	<b>N.C.</b>	IUD2	No connection. This pin should be floated.	D
44	<b>SO00 (P07)</b>	IOUD2	Port 0.7 and function of Scan Out line 0.	U
45	<b>VDD</b>	Power1	Digital supply voltage.	-
46	<b>SO01 (P06)</b>	IOUD2	Port 0.6 and function of Scan Out line 1.	U
47	<b>SO02 (P05)</b>	IOUD2	Port 0.5 and function of Scan Out line 2.	U
48	<b>SO18</b>	O2	<b>This pin is function of Scan Out line 18.</b>	-
49	<b>SO03 (P04)</b>	IOUD2	Port 0.4 and function of Scan Out line 3.	U
50	<b>OVRI4#</b>	IUD2T	Downstream port4 over-current status input. Active low.	-
51	<b>SO04 (P03)</b>	IOUD2	Port 0.3 and function of Scan Out line 4.	U
52	<b>UPWEN4#</b>	O2	Downstream port4 power control. Active low.	-
53	<b>OVRI3#</b>	IUD2T	Downstream port3 over-current status input. Active low.	-
54	<b>SO05 (P02)</b>	IOUD2	Port 0.2 and function of Scan Out line 5.	U
55	<b>UPWEN3#</b>	O2	Downstream port3 power control. Active low.	-
56	<b>SO06 (P01)</b>	IOUD2	Port 0.1 and function of Scan Out line 6.	U
57	<b>LEDEN0#</b>	IOU2P	Up_stream port LED. Active low when up_stream port enable.	O
58	<b>SO07 (P00)</b>	IOUD2	Port 0.0 and function of Scan Out line 7.	U



59	<b>XRD# (P37)</b>	IOUD2	Port 3.7. <a href="#">This pin is dedicated for internal use.</a>	U
60	<b>OVRI2#</b>	IUD2T	Downstream port2 over-current status input. Active low.	-
61	<b>XWR# (P36)</b>	IOUD2	Port 3.6. <a href="#">This pin is dedicated for internal use.</a>	U
62	<b>P35</b>	IOUD2	Port 3.5 and reverse for input or output application.	U
63	<b>UPWEN2#</b>	O2	Downstream port2 power control. Active low.	-
64	<b>SO20 (P34)</b>	IOUD2	Port 3.4 and function of <a href="#">Scan Out line 20.</a>	U
65	<b>SO19</b>	O2	This pin is function of Scan Out line 19.	-
66,67	<b>GND</b>	Power0	Digital ground.	-
68	<b>N.C.</b>	IOUD2	No connection. This pin should be floated.	U
69	<b>SO08 (P20)</b>	IOUD2	Port 2.0 and function of Scan Out line 8.	U
70	<b>OVRI1#</b>	IUD2T	Downstream port1 over-current status input. Active low.	-
71	<b>SO09 (P21)</b>	IOUD2	Port 2.1 and function of Scan Out line 9.	U
72	<b>UPWEN1#</b>	O2	Downstream port1 power control. Active low.	-
73	<b>SO10 (P22)</b>	IOUD2	Port 2.2 and function of Scan Out line 10.	U
74	<b>FWKP5#</b>	IUD2	Embedded function wake-up input. <a href="#">Can be used for Wake-up hot key.</a>	D
75	<b>SO11 (P23)</b>	IOUD2	Port 2.3 and function of Scan Out line 11.	U
76	<b>EECLK/IDSEL0 (P30)</b>	IOUD2	<a href="#">This pin is Port 3.0 and function of serial clock line interfacing with external EEPROM. If no serial EEPROM present, this pin is used to scan ID selection and named IDSEL0.</a>	U
77	<b>SO12 (P24)</b>	IOUD2	Port 2.4 and function of Scan Out line 12.	U
78	<b>SO13 (P25)</b>	IOUD2	Port 2.5 and function of Scan Out line 13.	U
79,80	<b>GND3V</b>	Power0	Ground of port3 and port4 transceivers.	-
81	<b>DP4</b>	AIO	USB D+ for downstream port4.	-
82	<b>DM4</b>	AIO	USB D- for downstream port4.	-
83,84	<b>N.C.</b>	-	No connection.	
85	<b>DP3</b>	AIO	USB D+ for downstream port3.	-
86	<b>DM3</b>	AIO	USB D- for downstream port3.	-
87	<b>N.C.</b>	-	No connection.	
88,89	<b>GND3V</b>	Power0	Ground of port1 and port2 transceivers.	-
90	<b>DP2</b>	AIO	USB D+ for downstream port2.	-
91	<b>DM2</b>	AIO	USB D- for downstream port2.	-

92,93	<b>N.C.</b>	-	No connection.	
94	<b>DP1</b>	AIO	USB D+ for downstream port1.	-
95	<b>DM1</b>	AIO	USB D- for downstream port1.	-
96,97	<b>GND3V</b>	Power0	Ground of port0 transceivers.	-
98	<b>N.C.</b>	-	No connection.	
99	<b>DP0</b>	AIO	USB D+ for upstream port0.	-
100	<b>DM0</b>	AIO	USB D- for upstream port0.	-

**6. ABSOLUTE MAXIMUM RATINGS**

PARAMETER	LIMIT
Supply Voltage (Vcc to Vss)	5.5V
Analog Input Voltage	Vss-0.5V to Vcc+0.5V
Digital Input Voltage	Vss-0.5V to Vcc+0.5V
Power Dissipation	TBD
Ambient Operating Temperature	0°C to 70°C
Lead Temperature (Soldering, 10 sec)	250°C

## 7. ELECTRICAL CHARACTERISTICS

 Operating conditions:  $V_{CC} = 5V \pm 5\%$ ,  $T_a = 0^\circ$  to  $70^\circ C$ 

PARAMETER	Symbol	Conditions	Min	Max	Unit
VCC Supply Current	$I_{CC}$			TBD	mA
Logic Output High	$V_{OH}$	$I_{O} \geq 24\text{mA}$	2.5	$V_{CC}$	V
Logic Output Low	$V_{OL}$	$I_{O} \geq 6\text{mA}$		0.4	V
Logic Input Leakage Current		$T_a = 70^\circ C$		10	$\mu A$
<b>USB CHARACTERISTICS</b>		Note 8			
Leakage Current:					
Hi-Z State Output Leakage	$I_{LO}$	$V < V_{IN} < 3.3\text{ V}$	-10	+10	$\mu A$
Input Levels:					
Differential Input Sensitivity	$V_{DI}$	$ (D+) - (D-) $	0.2		V
Single Ended Signal "0"	$V_{SE0}$		0.8	2.0	V
Differential Common Mode Range	$V_{CM}$	Includes $V_{DI}$ range	0.8	2.5	
Output Levels:					
Driver Output Low	$V_{OLU}$	$R_L$ of 1.5 k $\Omega$ to 3.6 V		0.3	V
Driver Output High	$V_{OHU}$	$R_L$ of 15 k $\Omega$ to GND	2.8	3.6	V
Output Signal Crossover Voltage	$V_{CRS}$		1.3	2.0	V
Capacitance:					
Transceiver Capacitance	$C_{IN}$	Pin to GND		20	pF
Full Speed Timings:					
Output Rise/Fall Times	$t_R / t_F$	Note 1, 4 ( $C_L = 50\text{ pF}$ )	4	20	ns
Source Differential Driver Jitter to Next Transition / to Paired Transition	$t_{DJ1}$ / $t_{DJ2}$	Note 2, 3	-3.5 /-4	3.5 /4	ns ns
Differential to EOP transition Skew	$t_{DEOP}$	Note 3	-2	5	ns
Hub Differential Data Delay(without cable)	$t_{HDD2}$	Note 2,3,5		44	ns
Hub Differential Driver Jitter to Next Transition / to Paired Transition (including cable)	$t_{HDJ1}$ / $t_{HDJ2}$	Note 2,3,5	-3 /-1	3 /1	ns ns
Data bit width distortion after SOP	$t_{SOP}$	Note 3,5	-5	5	ns
Hub SE0 Delay Relative to $t_{HDD}$	$t_{EOPD}$	Note 3,5	0	15	ns
Hub EOP Output Width Skew	$t_{HESK}$	Note 3,5	-15	15	ns
Low Speed Timings:					
Output Rise/Fall Times	$t_R / t_F$	Note 1, 4 ( $C_L = 50\text{ pF}$ )	75	300	ns

**7. ELECTRICAL CHARACTERISTICS, continued**

PARAMETER	Symbol	Conditions	Min	Max	Unit
Source Differential Driver Jitter to Next Transition / to Paired Transition	t DJ1 /tDJ2	Note 2, 3	-25 /-14	25 /14	ns ns
Differential to EOP transition Skew	t DEOP	Note 3	-40	100	ns
Hub Differential Data Delay(without cable)	t HDD2	Note 2,3,5		300	ns
Hub Differential Driver Jitter to Next Transition / to Paired Transition (including cable)	t HDJ1 / t HDJ2	Note 2,3,5	-45 / -45	45 /-45	ns ns
Data bit width distortion after SOP	t SOP	Note 3,5	-60	60	ns
Hub SE0 Delay Relative to t HDD	t EOPD	Note 3,5	0	200	ns
Hub EOP Output Width Skew	t HESK	Note 3,5	-300	300	ns

Note 1: Measured from 10% to 90% of the data signal.

Note 2: Timing difference between the differential signals.

Note 3: Measured at crossover point of differential data signals.

Note 4: The rising and falling edges should be smoothly transiting(monotonic)

Note 5: Full Speed timing have a 1.5 kΩ pull-up to 2.8 V on the D+ (DP) data line.

Note 6: Low Speed timing have a 1.5 kΩ pull-up to 2.8 V on the D- (DM) data line.

Note 7: The maximum load specification is the maximum effective capacitive load allowed that meets the target hub VBUS droop of 330 mV.

Note 8: All other USB Electrical Characteristics refer to USB spec Rev 1.1 7.3.2 and 7.3.3.

## 8. TYPICAL APPLICATION



## 9. HOW TO READ THE TOP MARKING

Example: The top marking of W81282F-05



1st line: Winbond logo

2nd line: the type number: W81282F-05

3rd line: the tracking code: 732 A C 2 7242968

732: packages made in '97, week 19

A: assembly house ID; A means ASE, S means SPIL ... etc

C: IC revision; B means version B, C means version C


2: wafers manufactured in Winbond FAB 2

7242968: wafer production series lot number



### 10. PACKAGE DIMENSIONS

(100-pin QFP)



**Headquarters**

No. 4, Creation Rd. III  
Science-Based Industrial Park  
Hsinchu, Taiwan  
TEL: 886-35-770066  
FAX: 886-35-789467  
www: <http://www.winbond.com.tw/>

**Winbond Electronics (H.K.) Ltd.**

Rm. 803, World Trade Square, Tower II  
123 Hoi Bun Rd., Kwun Tong  
Kowloon, Hong Kong  
TEL: 852-27516023-7  
FAX: 852-27552064

**Winbond Electronics**

**(North America) Corp.**  
2730 Orchard Parkway  
San Jose, CA 95134 U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-9436668

**Taipei Office**

11F, No. 115, Sec. 3, Min-Sheng East Rd.  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502  
TLX: 16485 WINTPE

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.