

Document Title**256Kx4 Bit (with OE) High-Speed CMOS Static RAM(3.3V Operating).****Revision History**

<u>Rev.No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>														
Rev. 0.0	Initial release with Preliminary.	Aug. 5th. 1998	Preliminary														
Rev. 1.0	Release to Final Data Sheet. 1.1. Delete Preliminary. 1.2. Relax DC characteristics.	Sep. 7th. 1998	Final														
<table><tr><th colspan="2">Item</th><th>Previous</th><th>Changed</th></tr><tr><td rowspan="3">Icc</td><td>12ns</td><td>65mA</td><td>70mA</td></tr><tr><td>15ns</td><td>63mA</td><td>68mA</td></tr><tr><td>20ns</td><td>60mA</td><td>65mA</td></tr></table>				Item		Previous	Changed	Icc	12ns	65mA	70mA	15ns	63mA	68mA	20ns	60mA	65mA
Item		Previous	Changed														
Icc	12ns	65mA	70mA														
	15ns	63mA	68mA														
	20ns	60mA	65mA														
Rev. 2.0	Add 10ns & Low Power Ver.	Apr. 24. 2000	Final														

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

256K x 4 Bit (with OE) High-Speed CMOS Static RAM(3.3V Operating)**FEATURES**



- Fast Access Time 10,12,15,20ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30mA(Max.)
 - (CMOS) : 5mA(Max.)
 - 0.5mA(Max.) L-Ver. only
- Operating K6R1004V1C-10 : 75mA(Max.)
- K6R1004V1C-12 : 70mA(Max.)
- K6R1004V1C-15 : 68mA(Max.)
- K6R1004V1C-20 : 65mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-ver. Only
- Center Power/Ground Pin Configuration
- Standard Pin Configuration :
 - K6R1004V1C-J : 32-SOJ-400

GENERAL DESCRIPTION

The K6R1004V1C is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004V1C uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004V1C is packaged in a 400 mil 32-pin plastic SOJ.

ORDERING INFORMATION

K6R1004V1C-C10/C12/C15/C20	Commercial Temp.
K6R1004V1C-I10/I12/I15/I20	Industrial Temp.

PIN CONFIGURATION(Top View)**FUNCTIONAL BLOCK DIAGRAM****PIN FUNCTION**

Pin Name	Pin Function
A0 - A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		V _{IN} , V _{OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		V _{CC}	-0.5 to 4.6	V
Power Dissipation		P _d	1	W
Storage Temperature		T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _A	0 to 70	°C
	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5*	-	0.8	V

* V_{IL}(Min) = -2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

DC AND OPERATING CHARACTERISTICS*(T_A=0 to 70°C, V_{CC}=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC}		-2	2	μA
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =V _{SS} to V _{CC}		-2	2	μA
Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} =V _{IH} or V _{IL} , I _{OUT} =0mA	10ns	-	75	mA
			12ns	-	70	
			15ns	-	68	
			20ns	-	65	
Standby Current	I _{SB}	Min. Cycle, $\overline{CS}=V_{IH}$		-	30	mA
	I _{SB1}	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V		Normal	5	mA
			L-ver.	-	0.5	
Output Low Voltage Level	V _{OL}	I _{OL} =8mA		-	0.4	V
Output High Voltage Level	V _{OH}	I _{OH} =-4mA		2.4	-	V

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF


* Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS (T_A=0 to 70°C, V_{CC}=3.3±0.3V, unless otherwise noted.)

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below


Output Loads(A)



* Capacitive Load consists of all components of the test environment.

Output Loads(B)

for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ}



* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Sym- bol	K6R1004V1C-10		K6R1004V1C-12		K6R1004V1C-15		K6R1004V1C-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	10	-	12	-	15	-	20	-	ns
Address Access Time	t _{AA}	-	10	-	12	-	15	-	20	ns
Chip Select to Output	t _{CO}	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	t _{OE}	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	t _{OHZ}	0	5	0	6	0	7	0	9	ns
Output Hold from Address	t _{OH}	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down-	t _{PD}	-	10	-	12	-	15	-	20	ns



* The above parameters are also guaranteed at industrial temperature range.

WRITE CYCLE*

Parameter	Symbol	K6R1004V1C-10		K6R1004V1C-12		K6R1004V1C-15		K6R1004V1C-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tCW	7	-	8	-	9	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	7	-	8	-	9	-	10	-	ns
Write Pulse Width($\overline{\text{OE}}$ High)	tWP	7	-	8	-	9	-	10	-	ns
Write Pulse Width($\overline{\text{OE}}$ Low)	tWP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tdW	5	-	6	-	7	-	8	-	ns
Data Hold from Write Time	tdH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	3	-	ns



* The above parameters are also guaranteed at industrial temperature range.


TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{\text{CS}}=\overline{\text{OE}}=V_{\text{IL}}$, $\overline{\text{WE}}=V_{\text{IH}}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{\text{WE}}=V_{\text{IH}}$)

NOTES(READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE} = \text{Clock}$)TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{OE} = \text{Low Fixed}$)

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{\text{CS}}$ =Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{\text{CS}}$ and $\overline{\text{WE}}$. A write begins at the latest transition $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low ; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{\text{CS}}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When $\overline{\text{CS}}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}


* X means Don't Care.

DATA RETENTION CHARACTERISTICS* (TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Vcc for Data Retention	VDR	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	3.6	V
Data Retention Current	IDR	$V_{CC} = 3.0V, \overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	0.4	mA
		$V_{CC} = 2.0V, \overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	0.3	
Data Retention Set-Up Time	tSDR	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	tRDR		5	-	-	ms

* The above parameters are also guaranteed at industrial temperature range.
Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM

 \overline{CS} controlled

PACKAGE DIMENSIONS

Units: millimeters/Inches

32-SOJ-400

