

L64733/L64734

Tuner and Satellite Receiver Chipset


Datasheet

LSI LOGIC®

The L64733/34 chipset is designed specifically to meet the needs of satellite broadcast digital TV and is compliant with the European digital video broadcast (DVB-S) standard and the technical specifications for DSS systems. The chipset forms a complete "L-Band to bits" system.


A typical application of the L64733/34 chipset is satellite digital TV reception in accordance with ETS 300 421. [Figure 1](#) shows the L64733/34 chipset satellite receiver implemented in a typical satellite receiver set-top decoder box.

Figure 1 Block Diagram of Set-Top Decoder Box Using the L64733/34 Chipset



The L64733/34 chipset consists of the L64734 Satellite Receiver IC, the L64733 Tuner IC, and an on-chip synthesizer. [Figure 2](#) shows a simplified block diagram of this chipset.

Figure 2 L64733/34 Simplified Block Diagram




The L64734:

- generates control signals for the L64733 synthesizer, using frequency information programmed into the L64734 configuration registers
- controls the programming of the low-pass filters on the L64733
- generates dual AGC control voltages for the two-stage automatic gain control on the L64733 IC.

The L64733 Tuner IC directly down-converts the satellite signal from L-band to baseband.

Figure 3 shows a more detailed chipset block diagram.

Figure 3 Detailed Chipset Block Diagram



The L64733 directly accepts the RF In L-Band signal input from the satellite LNB feed. The L64733 handles a fully loaded raster of transponder signals from 925 MHz to 2175 MHz. RF In is internally matched to 75 Ω , and except for a DC-blocking capacitor, requires no matching network between the cable connector and the L64733 input pins. The L64733 uses the L64734 INSEL signal to select the appropriate RF function (Normal or Loop-Through mode).

The RF signal goes to a variable gain stage, which is controlled by the L64734 AGC1 signal. The L64734 adjusts AGC1 in conjunction with AGC2 to maximize the SNR of the RF signal while maintaining proper levels at the baseband outputs (IOUT and QOUT). The signal then goes to two mixers in the quadrature demodulator. The mixers are fed with local oscillator signals that are offset by 90 degrees from one another. The quadrature demodulator performs a direct frequency conversion of the RF signal to baseband while splitting the signal into quadrature I and Q signal paths.

The baseband signals pass through a pair of variable-gain amplifiers that are controlled by the AGC2 pin, which, in turn is controlled by the L64734. The signals are then filtered through a pair of 7th-order filters for anti-aliasing. The filter shape is 7th-order Butterworth, followed by a single-pole delay equalizer. The filter cut-off frequency, which is controlled by the L64734 FLCLK signal, is related to the baud rate. The filtered baseband output signals go to the differential output stages at IOUTp, IOUTn, QOUTp and QOUTn.

The baseband outputs of the L64733 go to the L64734, where they are digitized by the analog-to-digital converter (ADC). The outputs then go to a BPSK/QPSK demodulator, where they are filtered. The demodulator then sends them to the L64734 FEC decoder pipeline, which outputs an MPEG-2 transport stream.

The frequency synthesizer functionality is split between the L64733 and L64734. The Synthesizer Control Module resides on the L64734; it generates control signals for the L64733 Tuner IC frequency synthesizer. The Synthesizer Control Module also contains some of the programmable counters that are part of the synthesizer feedback loop.

The L64733 contains many of the analog functions of the frequency synthesizer, as well as the RF local oscillator and crystal reference oscillator. Tuning oscillator signals are generated for the mixers in the

range from 925–2175 MHz, with a 0.5 MHz step size when using a 4-MHz crystal reference. The on-chip VCO tuning frequency is 543 MHz to 1088 MHz. To tune channels from 925–1086 MHz, the L64734 disables the frequency doubler (X2 block) on the L64733. To tune channels from 1086 MHz to 2175 MHz, the L64734 enables the frequency doubler. The VCO requires an external resonant tank circuit, which includes varactor diodes to vary the frequency of oscillation.

The VCO signal goes to the Prescaler block before it is passed to the L64734 differentially through the PSOUTp and PSOUTn pins. The L64734 MODp and MODn differential signals control the divider ratio for the Prescaler block. The L64734 dynamically changes the divide ratio to ensure that the tuning step size is not affected by the divider. The L64734 contains programmable counters to further divide the signal in frequency before the signal is fed back to the L64733 through the PLLINp and PLLINn pins. The crystal reference oscillator frequency is divided by eight, then fed to the phase detector. The phase detector generates a current signal proportional to the difference in phase between PLLINp, PLLINn, and the divided crystal frequency. A charge pump circuit (which controls pins CP, FB) and an external transistor (to buffer the L64733 against the tuning voltage of 28 V) generate the current. The current is filtered, fed through a discrete loop filter, and converted to a tuning voltage that drives the external varactor diodes for the VCO tank circuit. A complete frequency controlled loop is formed, and the VCO frequency can be varied by changing the frequency divider ratios in the L64734 registers. See [Figure 7](#) on [page 22](#) for more details regarding the external circuitry for the VCO, crystal oscillator, charge pump, tank circuitry, and entire frequency-controlled loop.

The chipset provides maximum integration and flexibility for system designers at a minimum cost. The number of external components required to build a system is minimal because the synthesizer, variable rate filters, and clock and carrier loops are all integrated into the two devices.

Features and Benefits

System Features

- Direct down-conversion
- Integrated programmable cut-off low-pass filters for variable-rate operation
- Dual AGC for optimizing performance with respect to intermodulation and noise
- Integrated synthesizer
- Integrated quadrature amplitude and phase imbalance compensation
- RF loop-through

Chipset Features


- Supports DVB and DSS system specifications
- BPSK/QPSK demodulation rates from 1 to 45 Mbaud
- Matched filter (square root raised cosine filter with roll-off factor of 20% or 35%)
- Anti-aliasing filters for operation from 1 to 45 Mbaud without switching external SAW filters or the need for low-pass filters
- On-chip digital clock synchronization
- On-chip digital carrier synchronization, featuring a frequency sweep capability for signal acquisition
- Auto-acquisition demodulator mode and tuner control through an on-chip microcontroller
- Integrated Phase-Locked Loop (PLL) for clock synthesis, allowing the use of a fundamental mode crystal
- Fast channel switching mode
- Power estimation for AGC control
- Programmable Viterbi decoder module for rates 1/2, 2/3, 3/4, 5/6, 6/7, 7/8
- Reed-Solomon decoder (204/188), (146/130)
- Auto-synchronization for Viterbi decoder

- Programmable synchronization for deinterleaver, Reed-Solomon decoder, and descrambler
- Bit error monitoring for channel performance measurements
- Deinterleaver (DVB and DSS)
- Serial host interface compatible with the LSI Logic Serial Control bus interface
- Power-down mode
- On-chip dual differential 6-bit ADCs
- Supports Synchronous Parallel Interface protocol for FEC data output

Chipset Interconnections

Figure 4 shows the interconnections between the L64733 and L64734.


Figure 4 Chipset Interconnection Diagram



L64733 Signal Descriptions

This section describes the L64733 signals. [Figure 5](#) shows the interface diagram of the L64733. Names of signals that are active-LOW are designated with an “n” suffix (for example, ERROROUTn). Names of differential signals are designated with a “p” suffix for the noninverting side (for example, QOUTp), and with an “n” suffix for the inverting side (for example, QOUTn).

Figure 5 L64733 Interface Diagram



As shown in [Figure 5](#), the L64733 has the following major interfaces:

- RF
- Oscillator
- Control
- Channel Data
- Prescaler
- Charge Pump

The following signal descriptions are listed according to the major interface groups. Within each group, the signals are described in alphabetic order.

RF Signals

The L64733 can accept an RF input signal and loop it through to RFOUT. This is controlled by an on-chip RF switch.

RFINn, RFINp	RF Input	Input
The RFIN differential signals form the 75 Ω input. Connect the RFINp signal through a series 100 pF capacitor to a 75 Ω F video connector and the RFINn signal through a series 75 Ω resistor and 100 pF capacitor to ground.		
RFOUT	RF Output	Output
The RFOUT signal is a 75 Ω output that is active when the INSEL input is deasserted. When active, the signal at RFOUT is a copy of the RFIN signal.		

Oscillator Signals

The L64733 has two internal oscillators: a crystal oscillator and a tank oscillator.

CFLT	Bias Voltage Bypass	Bidirectional
See Figure 7 on page 22 for information on how to connect the CFLT pin.		
TANKn, TANKp	Oscillator Tank Port	Input
See Figure 7 on page 22 for information on how to connect the TANKp and TANKn pins.		
VRLO	Local Oscillator Regulator Bypass	Bidirectional
See Figure 7 on page 22 for information on how to connect the VRLO pin.		
XTLn, XTLP	Crystal Oscillator Port	Input
Connect the XTLP and XTLn pins as shown in Figure 7 on page 22 .		

XTLOUT	Crystal Out	Output
	This signal provides a buffered clock reference frequency for driving the L64734 XOIN pin.	

Control Signals

The following signals, some of which are generated by the L64734 IC, control the mode of operation of the L64733 IC.

AGC1	Automatic Gain Control 1	Input
	The AGC1 signal is a high-impedance input from the L64734; it controls the RF AGC circuitry. The AGC1 voltage range is from 0.5 V to 4.8 V.	

AGC2	Automatic Gain Control 2	Input
	The AGC2 signal is a high-impedance input from the L64734; it controls RF AGC circuitry.	

CPG[2:1]	Charge Pump Gain	Input
	The CPG[2:1] signals set the charge pump gain according to the following table.	

Charge Pump Current (typ), mA			
CPG1	CPG2	FB HIGH	FB LOW
0	0	0.1	−0.1
0	1	0.3	−0.3
1	0	0.6	−0.6
1	1	1.8	−1.8

FDOUB	Frequency Doubler	Input
	When the FDOUB signal is asserted, the L64733 local oscillator frequency is internally doubled and fed to the mixers. When the FDOUB signal is deasserted, the oscillator frequency is not doubled before being fed to the mixers.	

FLCLK	Filter Clock	Input
	The FLCLK signal is a low-amplitude, self-biased clock input. The frequency of the FLCLK signal multiplied by 16 is the baseband filter's −3 dB frequency.	

IDCn, IDCp	I-Channel DC Offset Correction	Input
	Connect a 0.1 μ F (or larger) capacitor between the IDCp and IDCn signals.	

INSEL	RF Port Input Select	Input
	When the INSEL signal is asserted, the L64733 is in normal mode. When the INSEL signal is deasserted, the L64733 is in Loop-Through mode. In this mode, the RFIN signal is looped through to the RFOUT signal, and the L64733 local oscillator is shut off.	
MODn, MODp	Prescaler Modulus	Input
	The MOD differential signals form a PECL input that sets the prescaler modulus. When the MODp signal is positive with respect to the MODn signal, the prescaler modulus is set to 32 (divide by 32). When the MODn signal is positive with respect to the MODp signal, the prescaler modulus is set to 33 (divide by 33).	
PLLINn, PLLINp	Phase Detector	Input
	The PLLIN differential signals form the phase detector input and are connected to the L64734 PLLINp and PLLINn output signals. See the L64734 PLLINp and PLLINn descriptions in the subsection entitled “Synthesizer Control Interface” on page 19 .	
QDCn, QDCp	Q-Channel DC Offset Correction	Input
	Connect a 0.1 μ F (or larger) capacitor between the QDCp and QDCn signals.	

Channel Data Signals

This section describes the channel data signals from the L64733 to the L64734.

IOUn, IOUTp	I-Channel Baseband Data	Output
	The IOUT differential signals form the in-phase data provided to the L64734.	
QOUTn, QOUTp	Q-Channel Baseband Data	Output
	The QOUT differential signals form the quadrature-phase data provided to the L64734.	

Prescaler Signals

The following signals are the prescaler outputs from the L64733 to the L64734.

PSOUTn, PSOUTp

Prescaler

Output

These differential signals are the L64733 prescaler outputs. The programmable counters on the L64734 are clocked on the rising edge of the PSOUT signal.

Charge Pump Signals

The following signals are outputs from the L64733 charge pump.

CP

Charge Pump

Output

Connect the CP signal as shown in [Figure 7](#) on [page 22](#).

FB

Feedback Charge Pump Transistor Drive

Output


Connect the FB signal as shown in [Figure 7](#) on [page 22](#).

L64734 Signal Descriptions

This section provides detailed information on the L64734 signals.

[Figure 6](#) shows the interface diagram of the L64734.

Figure 6 L64734 Interface Diagram



As shown in [Figure 6](#), the L64734 has the following major interfaces:

- Channel
- Channel Clock
- PLL
- Control Signals
- ADC

- AGC Control
- Channel Data Output
- Microcontroller
- Synthesizer Control
- Tuner Control

The following signal descriptions are listed according to the major interface groups.

Channel Interface

The Channel Interface is the input path to the L64734 satellite receiver. IVIN and QVIN are the I and Q streams, respectively, from the satellite tuner circuit. The CLK signal strobes in the data signals.

IBYPASS[5:0] I Channel Data **Input**

The IBYPASS[5:0] signals form the digital I channel data input bus, which supplies the I Stream to the L64734 when the ADC is bypassed. Bypass is controlled through the setting of particular register bits in the L64734.

IVINn, IVINp I Channel Data **Input**

These differential signals form the analog received I channel data input bus, which supplies the I stream to the L64734.

QBYPASS[5:0] Q Channel Data **Input**

The QBYPASS[5:0] signals form the digital received Q channel data input bus, which supplies the Q Stream to the L64734 when the ADC is bypassed. Bypass is controlled through the setting of particular register bits in the L64734.

QVINn, QVINp Q Channel Data **Input**

The QVINn and QVINp differential signals form the analog received Q channel data input bus, which supplies the Q stream to the L64734.

Channel Clock Interface

The Channel Clock Interface consists of the clock and crystal oscillator signals.

CLK	Input Clock This functionality has been assigned to the XOIN pin.	Input
XOIN	Crystal Oscillator In The XOIN pin is used for a crystal oscillator or external reference clock input. A 15 MHz crystal is normally connected to the XOIN pin. This pin can also be driven by the XOOUT pin from L64733. When using an external ADC to strobe bypass data into the L64734, connect the clock input to this pin.	Input
XOOUT	Crystal Oscillator Out This is the crystal oscillator output pin.	Output

Phase-Locked Loop (PLL) Interface

The internal PLL generates the signals to operate the ADC, demodulator, and FEC modules.

LCLK	Decimated Clock Output The L64734 internal clock generation module generates the LCLK signal. LCLK is derived by dividing CLK by the value of the CLK_DIV2 register parameter.	Output
LP2	Input to VCO The LP2 signal is the input to the internal voltage-controlled oscillator. It is normally connected to the output of an external RC filter circuit.	Input
PCLK	PLL Clock Output The L64734 internal PLL clock synthesis module generates the PCLK signal. The PLL is driven by the reference crystal connected between the XOIN and XOOUT pins. The PLL clock synthesis module can be configured to generate a PCLK rate that is appropriate for all data rates.	Output
PLLAGND	PLL Analog Ground PLLAGND is the analog ground pin for the PLL module; it is normally connected to the system ground plane.	Input

PLLVD	PLL Power	Input
	PLLVD is the power supply pin for the PLL module; it is normally connected to the system power (V_{DD}) plane.	
PLLVS	PLL Ground	Input
	PLLVS is the ground pin for the PLL module; it is normally connected to the system ground plane.	

Control Signals Interface

The Control Signals interface controls the operation of the L64734; it is not associated with any particular interface.

IDDTn	Test	Input
	The IDDTn pin is an LSI Logic internal test pin. Tie the IDDTn pin LOW for normal operation.	
RESET	Reset	Input
	This active-HIGH signal resets all internal data paths. Reset timing is asynchronous to the device clocks. Reset does not affect the configuration registers.	
XCTR_IN	Control Input	Input
	The XCTR_IN pin is an external input control pin. It is sensed by reading the XCTR_IN register bit.	
XCTR[3]	Control Output/Sync Status Flag	Output
	This signal indicates the synchronization status for one of three synchronization modules in the L64734 or the XCTR[3] field in Group 4, APR 55. The modules are the Viterbi decoder, Reed-Solomon deinterleaver (DI/RS), and descrambler. For any of the three synchronization outputs, asserting the XCTR[3] signal indicates that synchronization has been achieved for the sync module chosen using the SSS[1:0] register bits. When deasserted, the signal indicates an out-of-synchronization condition.	
XCTR[2:0]	Control Output	Output
	The XCTR[2:0] pins are external output control pins. They are set by programming particular register bits. XCTR[2] is mapped to CPG1, and XCTR[0] is multiplexed with CPG2, when used with the L64733 Tuner IC. When the on-chip serializer is used to generate a serial 2- or 3-wire protocol on the XCTR[2:0] pins, the mapping is XCTR[2] = EN, XCTR[1] = SCL, and XCTR[0] = SDA.	

Analog-to-Digital Converter (ADC) Interface

The ADC module converts the incoming IVIN and QVIN signals into an internal 6-bit digital representation for processing. The following pins support the ADC module.

ADCVDDI/Q	ADC Power	Input
	These are the analog power supply pins for the ADC module; they are normally connected to the system power (V_{DD}) plane.	
ADCVSSI/Q	ADC Analog Ground	Input
	These are the analog ground pins for the ADC module; they are normally connected to the system ground plane.	
VREFP	Reference Voltage, Positive	Input/Output
	ADC reference voltage generated by the on-chip bandgap-based generator. Bypass to GND using a 0.1 μ F capacitor.	
VREFN	Reference Voltage, Negative	Input/Output
	ADC reference voltage generated by the on-chip bandgap-based generator. Bypass to GND using a 0.1 μ F capacitor.	
VMID	Reference Voltage, Middle	Input/Output
	ADC reference voltage generated by the on-chip bandgap-based generator. Bypass to GND using a 0.1 μ F capacitor.	

AGC Control Interface

The AGC Control interface contains signals used for power control.

AGC1, AGC2	Power Control Signals	Output
	The AGC1 and AGC2 signals are the positive $\Sigma\Delta$ modulated output used for power control. These signals can each drive an external passive RC filter that feeds a gain control stage for dual-stage AGC. For a single-stage AGC, AGC1 can be used.	

Channel Data Output Interface

The Channel Data Output interface is the output path from the L64734. It is typically connected to the input of the transport demultiplexer in a set-top decoder application.

BCLKOUT	Byte Clock Out	Output
	This signal indicates valid data bytes on the CO[7:0] bus when the L64734 is in Parallel Channel Output mode. This signal cycles once every valid output data byte. It is used by the transport demultiplexer to latch output data from the L64734 at the BCLKOUT rate. Disregard the BCLKOUT signal when the L64734 is in Serial Channel Output mode.	
CO[7:0]	Channel Data Out	Output
	The CO[7:0] signals form the decoded output data port. When the OF bit is 1 (Group 4, APR17), the L64734 operates in the Parallel Channel Output mode. In this mode, the L64734 outputs the channel data as eight-bit-wide parallel data on the CO[7:0] signals. In Serial Channel Output mode (OF = 0), the L64734 outputs the channel data as serial data on CO[0]. The data is latched on every bit clock cycle. The chronological ordering in Serial Channel output mode is: MSB oldest, LSB newest.	
COEn	Channel Output Enable	Input
	When asserted, the COEn signal enables the ERROROUTn, CO[7:0], DVALIDOUT, BCLKOUT, and FSTARTOUT signals. Operation of the receiver continues regardless of the state of the COEn signal.	
DVALIDOUT	Valid Data Out	Output
	The DVALIDOUT signal indicates that the CO[7:0] signals contain the corrected channel data. New data is valid on the CO[7:0] signals when the DVALIDOUT signal is asserted. DVALIDOUT is not asserted during the propagated check and GAP bytes. The DVALIDOUT signal is deasserted after the FEC_RST register bit (Group 4, APR 55) is set to 1.	
ERROROUTn	Error Detection Flag	Output
	The L64734 asserts the ERROROUTn signal at the beginning of any frame that contains an uncorrectable error; it deasserts ERROROUTn at the end of the frame	

if the error condition is removed. The ERROROUTn signal is exactly aligned with the output data stream; it is asserted after the FEC_RST register bit is set.

FSTARTOUT	Frame Start Output	Output
The L64734 asserts the FSTARTOUT signal during the first bit of every frame with valid data in Serial Channel output mode, and during the first byte in Parallel Channel output mode. FSTARTOUT is valid only when the DVALIDOUT signal is asserted. The FSTARTOUT signal is deasserted after the FEC_RST register bit is set.		

Microcontroller Interface

The Microcontroller interface connects the L64734 to an external microcontroller.

INTn	Interrupt	Output
The L64734 asserts INTn when an internal, unmasked interrupt flag is set. The INTn signal remains asserted as long as the interrupt condition persists and the interrupt flag is not masked.		
SADR[1:0]	Serial Address	Input
The SADR[1:0] signals are the two programmable bits of the serial address for the L64734.		
SCLK	Serial Clock	Bidirectional
This is the serial clock pin for a two-wire serial protocol.		
SDATA	Serial Data	Bidirectional
This is the serial data pin for a two-wire serial protocol.		

Synthesizer Control Interface

The Synthesizer Control interface lets the L64734 control the L64733 frequency synthesizer.

FDOUB	Frequency Doubler	Output
When FDOUB is asserted, the frequency doubler on the L64733 Tuner IC is enabled. When FDOUB is deasserted, the frequency doubler is disabled. This output is set by register programming.		

MODn, MODp	Modulus Selector	Output
These signals are low-voltage differential signals from the L64734 modulus selector programmable counter (A). The signals are clocked by PSOUT. A positive MODp with respect to MODn selects a divide by 32 at the dual modulus prescaler on the L64733 Tuner IC. A negative MODp with respect to MODn selects a divide by 33. Counter A can be programmed to count down from a particular value by register bit programming.		
PLLINn, PLLINp	PLL Differential Counter M	Output
These signals are low-voltage differential signals from the L64734 programmable synthesizer counter (M). The signals are clocked by PSOUT. PLLINp is positive with respect to PLLINn for one PSOUT cycle. The repetition rate is 0.5 MHz for a 4 MHz reference crystal. The counter M can be programmed to count down from a particular value by register bit programming.		
PSOUTn, PSOUTp	Prescaler Output	Output
These signals are differential signals to the L64734 from the L64733. The programmable counters on the L64734 are clocked on the rising edge of the PSOUT signal.		
RESO_LVDS	LVDS Buffers Precision Resistor	Output
The RESO_LVDS output must be connected to a resistor (6.8 k Ω \pm 5%) that controls the swing of the LVDSOUT buffers used to drive the differential signals MODp, MODn, and PLLINp, PLLINn. Connect the other side of the resistor to ground.		
VREF_LVDS	LVDS Buffers Reference Voltage	Input
The VREF_LVDS input is a 1.2 V \pm 10% voltage level that controls the common mode voltage of the LVDSOUT buffers used to drive the differential signals MODp, MODn, and PLLINp, PLLINn.		


Tuner Control Interface

The Tuner Control interface contains signals that control the L64733 Tuner IC.

FLCLK	Filter Control Clock	Output
	FLCLK is the output of a programmable integer value divider clocked by the demodulator sampling clock, PCLK. The division ratio can be programmed with register bits. The frequency of FLCLK multiplied by 16 is the 3 dB cutoff of the programmable low-pass filters on the L64733.	
INSEL	RF Input Select	Output
	When INSEL is asserted, the L64733 tuner selects the normal mode. When INSEL is deasserted, the L64733 selects the Loop-Through mode.	

Typical Operating Circuit

[Figure 7](#) is a diagram of a typical operating circuit for the chipset, including external components. Not all external components are shown. See the *L64733/34 Evaluation Board User's Guide* for complete schematic details.

Figure 7 Typical Operating Circuit

Specifications

This section contains the electrical, timing, and mechanical specifications for the L64733/34 chipset.

L64733 Electrical Specifications

This section contains the electrical parameters for the L64733. [Table 1](#) lists the absolute maximum values. Exceeding the values listed can cause damage to the L64733. [Table 2](#) gives the recommended operating supply voltage and temperature. [Table 3](#) gives the DC characteristics. [Table 4](#) gives the AC characteristics. [Table 5](#) summarizes the pins.

Table 1 L64733 Absolute Maximum Rating (Referenced to V_{SS})

Symbol	Parameter	Limits ¹	Units
V_{CC}	DC Supply Voltage	–0.5 to +7.0	V
–	Continuous power dissipation up to +70 °C	1.05	W
–	Derating above +70 °C	2	mW/°C
–	Operating temperature	0 to +70	°C
–	Junction temperature	+150	°C
–	Storage Temperature	–65 to +165	°C
Θ_{ja}	Junction to Ambient Thermal Resistance ²	27.6	°C/watt
–	Lead temperature (soldering 10 sec)	+300	°C

1. Note that the ratings in this table are those beyond which permanent device damage is likely to occur. Do not use these values as the limits for normal device operation.
2. The junction to ambient thermal resistance is for the ePad TQFP package, for a four-layer board.

Table 2 Recommended Operating Conditions

Symbol	Parameter	Limits ¹	Units
V _{DD}	DC Supply Voltage	5 ± 5%	V
T _A	Operating Ambient Temperature Range (Commercial)	70	°C

1. For normal device operation, adhere to the limits in this table. Sustained operation of a device at conditions exceeding these values, even if they are within the absolute maximum rating limits, can result in permanent device damage or impaired device reliability. Device functionality to stated DC and AC limits is not guaranteed if recommended operating conditions are exceeded.

Table 3 DC Characteristics of the L64733¹

Parameter	Condition	Min	Typ	Max	Units
Power Supply					
Power Supply Voltage	All DC specs met	4.75	5.0	5.25	V
Power Supply Current		–	190	220	mA
Digital Control Inputs - CPG1, CPG2, INSEL, FDOUB					
Input Logic Level HIGH		2.4	–	–	V
Input Logic Level LOW		0	–	0.5	V
Input Bias Current	Pin at 2.4 V	–15	–	10	μA
Slew-Limited Digital Clock Inputs - FLCLK					
FLCLK Input Level LOW		–	–	1.45	V
FLCLK Input Level HIGH		1.85	–	–	V
FLCLK Input Resistance/Leakage Current	50 K series resistor between L64734 and FLCLK pin. L64734 generates normal CMOS levels	–1	–	1	μA
Fast Digital Clock Inputs - MODp, MODn, PLLINp, PLLINn					
MODp, MODn, PLLINp, PLLINn Common Mode Input Range (VCM)		1.08	1.2	1.32	V
MODp, MODn, PLLINp, PLLINn Input Voltage LOW	MODp, MODn, or PLLINp, PLLINn differential swing around VCM. Need external 100 Ω termination	–	–	–100	mV
(Sheet 1 of 3)					

Table 3 DC Characteristics of the L64733¹ (Cont.)

Parameter	Condition	Min	Typ	Max	Units
MODp, MODn, PLLINp, PLLINn Input Voltage HIGH	MODp, MODn, or PLLINp, PLLINn differential swing around VCM. Need external 100 Ω termination	100	–	–	mV
MODp, MODn, PLLINp, PLLINn Input Current	MODp, MODn, PLLINp, PLLINn	–5	–	+5	μ A
Digital Clock Outputs - PSOUTp, PSOUTn					
PSOUTp, PSOUTn Common Mode Output Range (VCM)		2.16	2.4	2.64	V
PSOUTp, PSOUTn Output Voltage LOW	PSOUTp, PSOUTn differential swing around VCM. Driving LSI PECL Load (± 10 μ A)	–	–215	–150	mV
PSOUTp, PSOUTn Output Voltage HIGH	PSOUTp, PSOUTn differential swing around VCM. Driving LSI PECL Load (± 10 μ A)	150	215	–	mV
Synthesizer					
Prescaler Ratio	MOD = HIGH	32	–	32	–
	MOD = LOW	33	–	33	–
Reference Divider Ratio		8	–	8	–
Charge Pump Output HIGH Current (at FB)	CPG1, CPG2 = 0, 0	0.08	0.1	0.12	mA
	CPG1, CPG2 = 0, 1	0.24	0.3	0.36	mA
	CPG1, CPG2 = 1, 0	0.48	0.6	0.72	mA
	CPG1, CPG2 = 1, 1	1.44	1.8	2.16	mA
Charge Pump Output LOW Current (at FB)	CPG1, CPG2 = 0, 0	–0.12	–0.1	–0.08	mA
	CPG1, CPG2 = 0, 1	–0.36	–0.3	–0.24	mA
	CPG1, CPG2 = 1, 0	–0.72	–0.6	–0.48	mA
	CPG1, CPG2 = 1, 1	–2.16	–1.8	–1.44	mA
Charge Pump Output Leakage Current		–25	–	25	nA
Charge Pump Positive-to-Negative Current Matching	FB self-biased	–5	–	5	%
(Sheet 2 of 3)					

Table 3 DC Characteristics of the L64733¹ (Cont.)

Parameter	Condition	Min	Typ	Max	Units
Charge Pump Output Transistor Base Current Drive		100	–	–	μA
Analog Control Inputs - AGC1, AGC2					
Input Bias Current	1 V < Pin < 4 V	–50	–	50	μA
Baseband Outputs - IOUTp, IOUTn, QOUTp, QOUTn					
Output Swing	Loaded with 2 K differential across IOUTp, IOUTn, and QOUTp, QOUTn	1	–	–	V _{PP}
IOUTp, IOUTn, QOUTp, QOUTn Common Mode Voltage		0.65	–	0.85	V
IOUTp, IOUTn, QOUTp, QOUTn DC Offset Voltage		–50	–	50	mV
(Sheet 3 of 3)					

1. For symbol rates below 15 MSymbols/s, the maximum input power might be subject to shifting down by roughly $10 * \log(15/R_s[\text{MSymbols/s}])$ dB due to channel bandwidth reduction.

Table 4 AC Characteristics of the L64733

Parameter	Condition		Min	Typ	Max	Units
RF Front End						
RFIN Input Frequency Range	Meets all following AC specs		925	–	2175	MHz
RFIN Single-Carrier Input Power	RF level needed to produce 0.59 V _{PP}		–65	–	–25 ¹	dBm
AGC1 Range	1 V < AGC1 < 4 V		50	–	–	dB
AGC2 Range	1 V < AGC2 < 4 V		19	–	–	dB
RFIN referred IP3 (front-end contributions)	AGC1 gain set for –25 dBm input level (0.59 V _{PP} output), and AGC2 set to maximum gain (V _{AGC2} = 1 V). 2 signals at FLO + 32 MHz, FLO + 72 MHz	@2175 MHz	–	3	–	dBm
		@1550 MHz	–	7	–	dBm
		@925 MHz	–	8	–	dBm
Baseband 1 dB Compression Point	IOUTp, IOUTn, QOUTp, QOUTn have 1 signal within filter BW		2	–	–	V _{PP}
RFIN Referred IP2	PRFIN = –25 dBm, F _{LO} = 951 MHz		–	15.5	–	dBm
Noise Figure	At maximum gain AGC1, AGC2		–	11.5	–	dB
RFIN Worst Case Return Loss	Complex “75 Ω source” subject to board, connector parasitics.		–	11	–	dB
LO Leakage Power at RFIN	950 MHz to 2150 MHz, subject to board layout		–	–65	–	dBm
Second Harmonic Rejection	Due to LO-generated 2nd harmonic		27	–	–	dB
Half-Harmonic Rejection and x 1.5 Harmonic Rejection ^{1, 2}	Due to RFIN-generated 2nd harmonic		–	27	–	dB
Loop Through						
Gain		@2175 MHz @1550 MHz @925 MHz	–	2.5 1.8 0.8	–	dB
(Sheet 1 of 3)						

Table 4 AC Characteristics of the L64733 (Cont.)

Parameter	Condition	Min	Typ	Max	Units
RFIN referred IP3 (when Loop-Through enabled)	At PRFIN = -25 dBm @2175 MHz @1550 MHz @925 MHz	–	5 7 9	–	dBm
Noise Figure		–	12.0	–	dB
Worst-Case Return Loss	Subject to board and connector parasitics	–	8	–	dB
Baseband					
IOUTp, IOUTn, QOUTp, QOUTn Differential Output Voltage Swing	2 k Ω differential load, IOUTp, IOUTn, QOUTp, QOUTn. Expect 20 pF from each pin to GND	1	–	–	V _{PP}
IOUTp, IOUTn, QOUTp, QOUTn Output Impedance	Per side, IOUTp, IOUTn, QOUTp, QOUTn. To 200 MHz	–	–	50	Ω s
Baseband Highpass -3 dB Point	0.22 μ F caps connected from IDCp to IDCn, and QDCp to QDCn.	–	–	750	Hz
LPF Nominal Cutoff Frequency Range	Fc is -3 dB point of filter	8	–	33	MHz
LPF Nominal Fc		–	$14.5 \cdot F_{\text{FLCLK}} + 1$	–	–
Baseband Frequency Response	Deviation from ideal 7th-order Butterworth, measure to F - 3 dB x 0.7. Include front-end tilt effects	-0.5	–	0.5	dB
LPF Cutoff Frequency Accuracy	Measured -3 dB point @8 MHz @31.4 MHz	-5.5 -10	– –	5.5 10	% %
Quadrature Gain Error	Includes effects from baseband filters	–	–	1.2	dB
Quadrature Phase Error	Measure at 125 kHz	–	–	4	Deg
Synthesizer					
Crystal Frequency Range		4	–	7.26	MHz
XTLOUT Voltage Levels	Measured on 10 pF // 1 M Ω	0.8	1.0	1.3	V _{PP}
XTLOUT DC Level		–	2.0	–	V
(Sheet 2 of 3)					

Table 4 AC Characteristics of the L64733 (Cont.)

Parameter	Condition	Min	Typ	Max	Units
MODp, MODn Delay	Must assert MOD level within this time period to ensure that the next PSOUT period gives correct count. Delay is with respect to rising edge of PSOUT (previous count).	–	–	8.5	ns
PLLINp, PLLINn and MODp, MODn Hold Time	With respect to rising edge of PSOUT. This means that PSOUT need not continue to be asserted after MOD has given correct count.	0	–	–	ns
Local Oscillator					
LO Tuning Range		543	–	1180	MHz
LO Phase Noise, Including Doubler. Subject to LC tank implementation.	1 kHz offset. Depends on PLL loop gain.	–	–55	–	dBc/Hz
	10 kHz offset. Depends on PLL loop gain.	–	–75	–	dBc/Hz
	100 kHz offset	–	–95	–	dBc/Hz
LO Buffer Frequency Range when overdriven by external LO	FDOUB = LOW	925	–	2175	MHz
LO Input Port VSWR Over Band, when overdriven by external LO	925 MHz < FLO < 2175 MHz. Assume series resistors to TANKp and TANKn pins	–	–	2:1	–
Required external LO Input Power Range	Differential drive into TANKp, TANKn. 50 Ω source.	–15	–	–5	dBm
(Sheet 3 of 3)					

1. x 1.5 harmonic rejection for FLO = 725 MHz.
2. The L63733 is available with the half-harmonic specification guaranteed to 38 dB typical. Contact your LSI Logic sales representative for further information.

Table 5 L64733 Pin Description Summary

Mnemonic	Description	Type
AGC1	Automatic Gain Control 1	Input
AGC2	Automatic Gain Control 2	Input
CFLT	Bias Voltage Bypass	Bidirectional
CP	Charge Pump	Output
CPG[2:1]	Charge Pump Gain	Input
FB	Feedback Charge Pump Transistor Drive	Output
FDOUB	Frequency Doubler	Input
FLCLK	Filter Clock	Input
IDCp	I-Channel DC Offset Correction (noninverting)	Input
IDCn	I-Channel DC Offset Correction (inverting)	Input
INSEL	RF Port Input Select	Input
IOUTp	I-Channel Baseband Data (noninverting)	Output
IOUTn	I-Channel Baseband Data (inverting)	Output
MODp	Prescaler Modulus (noninverting)	Input
MODn	Prescaler Modulus (inverting)	Input
PLLINp	Phase Detector (noninverting)	Input
PLLINn	Phase Detector (inverting)	Input
PSOUTp	Prescaler (noninverting)	Output
PSOUTn	Prescaler (inverting)	Output
QDCp	Q-Channel DC Offset Correction (noninverting)	Input
QDCn	Q-Channel DC Offset Correction (inverting)	Input
QOUTp	Q-Channel Baseband Data (noninverting)	Output
QOUTn	Q-Channel Baseband Data (inverting)	Output
RFINp	RF Input (noninverting)	Input
(Sheet 1 of 2)		

Table 5 L64733 Pin Description Summary (Cont.)

Mnemonic	Description	Type
RFINn	RF Input (inverting)	Input
RFOUT	RF Output (Loop-Through)	Output
TANKp	Oscillator Tank Port (noninverting)	Input
TANKn	Oscillator Tank Port (inverting)	Input
VRLO	Local Oscillator Regulator Bypass	Bidirectional
XTLp	Crystal Oscillator Port (noninverting)	Input
XTLn	Crystal Oscillator Port (inverting)	Input
XTLOUT	Crystal Out	Output
(Sheet 2 of 2)		

L64734 Electrical Specifications

This section contains the electrical parameters for the L64734. [Table 6](#) lists the absolute maximum values. Exceeding the values listed can cause damage to the L64734. [Table 7](#) gives the recommended operating supply voltage and temperature conditions. [Table 8](#) shows the pin capacitance. [Table 9](#) gives the DC characteristics. [Table 10](#) summarizes the pins.

Table 6 L64734 Absolute Maximum Rating (Referenced to V_{SS})

Symbol	Parameter	Limits ¹	Units
V_{DD}	DC Supply Voltage	−0.3 to +3.9 V	V
V_{IN}	LVTTL Input Voltage	−1.0 to $V_{DD} + 0.3$	V
V_{IN}	5 V Compatible Input Voltage	−1.0 to 6.5	V
I_{IN}	DC Input Current	±10	mA
T_{STG}	Storage Temperature Range (Plastic)	−40 to +125	°C

- Note that the ratings in this table are those beyond which permanent device damage is likely to occur. Do not use these values as the limits for normal device operation.

Table 7 L64734 Recommended Operating Conditions

Symbol	Parameter	Limits ¹	Units
V _{DD}	DC Supply Voltage	+3.14 to 3.47	V
T _A	Operating Ambient Temperature Range (Commercial)	0 to +70	°C
T _j	Junction Temperature	+125	°C
Θ _{ja}	Junction to Ambient Thermal Resistance ²	21.7	°C/watt
Θ _{jc}	Junction to Case Thermal Resistance ³	5	°C/watt

1. For normal device operation, adhere to the limits in this table. Sustained operation of a device at conditions exceeding these values, even if they are within the absolute maximum rating limits, can result in permanent device damage or impaired device reliability. Device functionality to stated DC and AC limits is not guaranteed if recommended operating conditions are exceeded.
2. The junction to ambient thermal resistance is for the PQFPt (U4) package, for a four-layer board.
3. The junction to case thermal resistance is valid only for measurements in an isothermal environment including the board and package.

Table 8 L64734 Capacitance

Symbol	Parameter ¹	Max	Units
C _{IN}	Input Capacitance	5	pF
C _{OUT}	Output Capacitance	5	pF

1. Measurement conditions are V_{IN} = 3.3 V, T_A = 25 °C, and clock frequency = 1 MHz.

Table 9 DC Characteristics of the L64734

Symbol	Parameter	Condition ¹	Min	Typ	Max	Units
V _{DD}	Supply Voltage		3.0	3.3	3.6	V
V _{IL}	Input Voltage LOW		V _{SS} -0.5	–	0.8	V
V _{IH}	Input Voltage HIGH	LVTTL Com/Ind/Mil Temp Range	2.0	–	V _{DD} + 0.3	V
		5 V compatible	2.0	–	5.5	V
V _T	Switching Threshold		–	1.4	2.0	V
I _{IL}	Input Current Leakage	V _{DD} = Max, V _{IN} = V _{DD} or V _{SS}	–10	±1	10	µA
I _{IPU}	Input Current Leakage with Pull-up	V _{IN} = V _{SS}	–62	–215	–384	µA
I _{IPD}	Input Current Leakage with Pull-down	V _{IN} = V _{DD}	–62	–215	–384	µA
V _{OH}	Output Voltage HIGH	I _{OH} = –1.0, –2.0, –4.0, –6.0, –8.0, –12.0 mA	2.4	–	V _{DD}	V
V _{OL}	Output Voltage LOW	I _{OH} = 1.0, 2.0, 4.0, 6.0, 8.0, 12.0 mA	–	0.2	0.4	V
I _{OZ}	3-State Output Leakage Current	V _{DD} = Max, V _{OUT} = V _{SS} or 3.5 V	–10	±1	10	µA
I _{DD}	Quiescent Supply Current	V _{IN} = V _{DD} or V _{SS}	–		2	mA
I _{CC}	Dynamic Supply Current	20 Mbaud, rate = 3/4, V _{DD} = 3.3 V, Fs = 75 MHz	–	290	–	mA
V _{CM}	Midpoint of PSOUTp, PSOUTn inputs		–	2.4	–	V
V _{IH_PECL}	Input Voltage HIGH level (DC)	PSOUTp – PSOUTn = 50 mV	V _{CM} + 50 mV	–	–	V
(Sheet 1 of 2)						

Table 9 DC Characteristics of the L64734 (Cont.)

Symbol	Parameter	Condition ¹	Min	Typ	Max	Units
V _{IL_PECL}	Input Voltage LOW level (DC)	PSOUTp – PSOUTn = 50 mV	–	–	V _{CM} –50 mV	V
I _{IL_PECL}	Input LOW current	V _{IN} = V _{SS}	–10	–	–	μA
I _{IH_PECL}	Input HIGH current	V _{IN} = V _{DD}	–	–	+10	μA
V _{RESO_LVDS}	Output Voltage on pin RESO_LVDS		–	1.2	–	V
V _{OH_LVDS}	Output Voltage HIGH level (DC)	On PLLINp/PLLINn, MODp/MODn signals	1.253	1.373	1.437	V
V _{OL_LVDS}	Output Voltage LOW level (DC)	On PLLINp/PLLINn, MODp/MODn signals	1.030	1.032	1.059	V

(Sheet 2 of 2)

1. Specified at V_{DD} = 3.3 V ± 5% at ambient temperature over the specified range.

Table 10 L64734 Pin Description Summary

Mnemonic	Description	Type
ADCVDDI/Q	ADC Power	Input
ADCVSSI/Q	ADC Analog Ground	Input
AGC1, AGC2	Power Control	Outputs
BCLKOUT	Byte Clock Out	Output
CLK	Input Clock	Input
CO[7:0]	Channel Data Out	Output
COEn	Channel Output Enable	Input
DVALIDOUT	Valid Data Out	Output
ERROROUTn	Error Detection Flag	Output
FDOUB	Frequency Doubler	Output
(Sheet 1 of 3)		

Table 10 L64734 Pin Description Summary (Cont.)


Mnemonic	Description	Type
FLCLK	Filter Control Clock	Output
FSTARTOUT	Frame Start Output	Output
IBYPASS[5:0]	I Channel Data (ADC bypassed)	Input
IDDTn	Test	Input
INSEL	RF Input Select	Output
INTn	Interrupt	Output
IVINn, IVINp	I Channel Data	Input
LCLK	Decimated Clock Output	Output
LP2	Input to VCO	Input
MODp, MODn	Modulus Selector	Outputs
PCLK	PLL Clock Output	Output
PLLAGND	PLL Analog Ground	Input
PLLInp, PLLINn	PLL Differential Counter M	Outputs
PLLVDD	PLL Power	Input
PLLVSS	PLL Ground	Input
PSOUTp, PSOUTn	Prescaler Output	Outputs
QBYPASS[5:0]	Q Channel Data (ADC bypassed)	Input
QVINn, QVINp	Q Channel Data	Input
RESET	Reset	Input
RESO_LVDS	LVDS Buffers Precision Resistor	Output
SADR[1:0]	Serial Address	Input
SCLK	Serial Clock	Bidirectional
SDATA	Serial Data	Bidirectional
VREF_LVDS	LVDS Buffers Reference Voltage	Input
(Sheet 2 of 3)		

Table 10 L64734 Pin Description Summary (Cont.)

Mnemonic	Description	Type
VREFP	Reference Voltage, Positive	Input/Output
VREFN	Reference Voltage, Negative	Input/Output
VMID	Reference Voltage, Middle	Input/Output
XCTR_IN	Control Input	Input
XCTR[3:0]	Control Output/Sync Status Flag	Output
XOIN	Crystal Oscillator In	Input
XOOUT	Crystal Oscillator Out	Output
(Sheet 3 of 3)		


L64734 AC Timing

This section includes AC timing information for the L64734. During AC testing, HIGH inputs are driven to 3.0 V, and LOW inputs are driven to 0 V. For transitions between HIGH, LOW, and invalid states, timing measurements are made at 1.5 V, as shown in [Figure 8](#).

Figure 8 AC Test Load and Waveform for Standard Outputs


For 3-state outputs, timing measurements are made from the point at which the output turns ON or OFF. An output is ON when its voltage is greater than 2.5 V or less than 0.5 V. An output is OFF when its voltage is less than $V_{DD} - 0.5$ V or greater than 0.5 V, as shown in [Figure 9](#).

Figure 9 AC Test Load and Waveforms for 3-State Outputs



Synchronous timing is shown in [Figure 10](#). Synchronous inputs must have a setup and hold relationship with respect to the clock signal that samples them. Synchronous outputs have a delay from the clock edge that asserts them.

Figure 10 L64734 Synchronous AC Timing



The reset pulse requirements are shown in [Figure 11](#).

Figure 11 L64734 RESET Timing Diagram




Figure 12 shows the relationship of the L64734 3-state signals to the COEn signal.

Figure 12 L64734 Bus 3-State Delay Timing





Figure 13 shows the relationship of the L64733 PSOUTp and PSOUTn prescaler signals to the signals fed back to the L64733 from the L64734 to control the synthesizer.

Figure 13 L64734 Synchronous AC Timing - Synthesizer Control



The numbers in the first column of [Table 11](#) refer to the timing parameters shown in the preceding figures. All parameters in the timing tables apply for $T_A = 0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$ and a capacitive load of 15 pF.

Table 11 L64734 AC Timing Parameters

Parameter		Description	Min	Max	Units
1	t_{CYCLE}	Clock Cycle for PCLK	11.1	33.3 ¹	ns
2	t_{PWH}	Clock Pulse Width HIGH	6	—	ns
3	t_{PWL}	Clock Pulse Width LOW	5	—	ns
4	t_{S}	Input Setup Time to CLK	4	—	ns
5	t_{H}	Input Hold to CLK	4	—	ns
6s	t_{ODS}	Output Delay from PCLK, serial mode	3	8	ns
6p	t_{ODP}	Output Delay from BCLKOUT, parallel mode	3	—	PCLK cycles
7	t_{RWH}	Reset Pulse Width HIGH	3	—	CLK cycles
8	t_{WK}	Wake-Up Time	280	—	CLK cycles
9	t_{DLY}	Delay from COEn	—	6	ns
10	$t_{\text{CYCLE_PS}}$	Clock Cycle for PSOUTp, PSOUTn clock	14	35	ns
11	$t_{\text{PWH_PS}}$	PSOUT Clock Pulse Width HIGH	6	—	ns
12	$t_{\text{PWL_PS}}$	PSOUT Clock Pulse Width LOW	6	—	ns
13	$t_{\text{OD_PS}}$	Output Delay from PSOUT	4	8.5	ns

1. Minimum F_s (sampling clock = 30 MHz).

L64733/34 Chipset Ordering and Part Marking Information

The L64733 and the L64734 are ordered as a set. [Table 12](#) gives ordering information for the chipset.

Table 12 L64733/34 Chipset Ordering Information

Order Number	Package Type	Operating Range
L64733B	48-pin TQFP	Commercial
L64734C-45	100-pin PQFPt	Commercial

[Table 13](#) gives part marking information for the two chips.

Table 13 L64733 and L64734 Part Marking Information

Part	Production Chip Marking
L64733 rev. B	LSI 64733 MAX2104 YYWW+ESD MAXIM
L64734 rev. C	LSI L64734C-45 DBS Receiver FMA YYWW+ESD Assy Lot # 65060A1 OAS515U4FAA Country of Origin


The tables and figures that follow provide pinouts and mechanical drawings for each package in the chipset.

L64733 Pinout and Packaging Information

Pinouts

Figure 14 gives the pinout for the 48-pin TQFP L64733 package.


Figure 14 L64733 48-Pin TQFP Pinout



Mechanical Drawing

Figure 15 is a mechanical drawing for the 48-pin TQFP L64733 package.

Figure 15 L64733 48-Pin TQFP Mechanical Drawing




L64734 Pinout and Packaging Information

Pinouts

Figure 16 gives the pinout for the 100-pin PQFPt L64734 package.


Figure 16 L64734 100-Pin PQFPt Pinout



Mechanical Drawings

Figure 17 is a mechanical drawing for the 100-pin PQFPt L64734 package.

Figure 17 100-Pin PQFPt (U4) Mechanical Drawing



Important: This drawing might not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code U4.

Technical drawing of a 100 Plastic Quad Flat Pack (PQFP) showing top, side, and detail views. The top view includes dimensions for lead width (0.10), pitch (0.25), and body width (1.95). The side view shows the lead height (0.40) and body thickness (0.13). Detail A shows the lead profile with a 0.13 R MIN. radius. Detail B shows the lead profile with a 0.13/0.25 R radius. The drawing also includes a note about the datum plane and a note about the lead thickness.

Top View Dimensions:

- Lead Width: 0.10
- Pitch: 0.25
- Body Width: 1.95
- Lead Height: 0.40
- Body Thickness: 0.13

Side View Dimensions:

- Lead Height: 0.40
- Body Thickness: 0.13

Detail A Dimensions:

- Lead Profile: 0.13 R MIN.

Detail B Dimensions:

- Lead Profile: 0.13/0.25 R

Notes:

- ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1982.
- DATUM PLANE -H- IS LOCATED AT THE MOLD PARTING LINE AND IS COINCIDENT WITH THE BOTTOM OF THE LEADS WHERE THE LEAD EXITS THE PLASTIC BODY.
- DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- TO BE DETERMINED AT SEATING PLANE -C-.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE PROTRUSION IS .25mm/.010" PER SIDE. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE .08mm/.003" TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACING BETWEEN ADJACENT LEADS TO BE 0.10mm.
- MARKING AREA MUST BE FREE FROM PACKAGE SURFACE PROTRUSION OR INTRUSION.
- PLATING THICKNESS INCLUDED, PLATING THICKNESS TO BE 0.005mm MINIMUM, 0.020mm MAXIMUM.

Top View Labels:

- SEATING PLANE
- DATUM PLANE
- WITH PLATING
- BASE METAL

Side View Labels:

- EVEN LEAD SIDES

Detail A Label:

- DETAIL "A"

Detail B Label:

- DETAIL "B"

Top View Marking:

- 100
- 100
- 100
- 100

Side View Marking:

- 100
- 100
- 100
- 100

Detail A Marking:

- 100
- 100
- 100
- 100

Detail B Marking:

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Side View Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail A Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Detail B Marking (Pin 1 Identifier):

- 100
- 100
- 100
- 100

Top View Marking (Pin 1 Identifier):

- 100
- 100
- 1

L64733/L64734 Tuner and Satellite Receiver Chipset

Notes

Notes

Sales Offices and Design Resource Centers

LSI Logic Corporation
Corporate Headquarters
Tel: 408.433.8000
Fax: 408.433.8989

NORTH AMERICA

California

Irvine
◆ Tel: 949.809.4600
Fax: 949.809.4444

Pleasanton Design Center
Tel: 925.730.8800
Fax: 925.730.8700

San Diego
Tel: 858.467.6981
Fax: 858.496.0548

Silicon Valley
◆ Tel: 408.433.8000
Fax: 408.954.3353

Wireless Design Center
Tel: 858.350.5560
Fax: 858.350.0171

Colorado

Boulder
◆ Tel: 303.447.3800
Fax: 303.541.0641

Colorado Springs
Tel: 719.533.7000
Fax: 719.533.7020

Fort Collins
Tel: 970.223.5100
Fax: 970.206.5549

Florida

Boca Raton
Tel: 561.989.3236
Fax: 561.989.3237

Georgia

Alpharetta
Tel: 770.753.6146
Fax: 770.753.6147

Illinois
Oakbrook Terrace
Tel: 630.954.2234
Fax: 630.954.2235

Kentucky

Bowling Green
Tel: 270.793.0010
Fax: 270.793.0040

Maryland

Bethesda
Tel: 301.897.5800
Fax: 301.897.8389

Massachusetts

Waltham
◆ Tel: 781.890.0180
Fax: 781.890.6158

Burlington - Mint Technology
Tel: 781.685.3800
Fax: 781.685.3801

Minnesota

Minneapolis
◆ Tel: 612.921.8300
Fax: 612.921.8399

New Jersey

Red Bank
Tel: 732.933.2656
Fax: 732.933.2643

Cherry Hill - Mint Technology
Tel: 856.489.5530
Fax: 856.489.5531

New York

Fairport
Tel: 716.218.0020
Fax: 716.218.9010

North Carolina

Raleigh
Tel: 919.785.4520
Fax: 919.783.8909

Oregon

Beaverton
Tel: 503.645.0589
Fax: 503.645.6612

Texas
Austin
Tel: 512.388.7294
Fax: 512.388.4171

Plano

◆ Tel: 972.244.5000
Fax: 972.244.5001

Houston

Tel: 281.379.7800
Fax: 281.379.7818

Canada

Ontario

Ottawa
◆ Tel: 613.592.1263
Fax: 613.592.3253

INTERNATIONAL

France

Paris
LSI Logic S.A.
Immeuble Europa
◆ Tel: 33.1.34.63.13.13
Fax: 33.1.34.63.13.19

Germany

Munich
LSI Logic GmbH
◆ Tel: 49.89.4.58.33.0
Fax: 49.89.4.58.33.108

Stuttgart

◆ Tel: 49.711.13.96.90
Fax: 49.711.86.61.428

Italy

Milan
LSI Logic S.P.A.
◆ Tel: 39.039.687371
Fax: 39.039.6057867

Japan

Tokyo
LSI Logic K.K.
◆ Tel: 81.3.5463.7821
Fax: 81.3.5463.7820

Osaka

◆ Tel: 81.6.947.5281
Fax: 81.6.947.5287

Korea

Seoul
LSI Logic Corporation of Korea Ltd
Tel: 82.2.528.3400
Fax: 82.2.528.2250

The Netherlands

Eindhoven
LSI Logic Europe Ltd
Tel: 31.40.265.3580
Fax: 31.40.296.2109

Singapore

Singapore
LSI Logic Pte Ltd
Tel: 65.334.9061
Fax: 65.334.4749

Sweden

Stockholm
LSI Logic AB
◆ Tel: 46.8.444.15.00
Fax: 46.8.750.66.47

Taiwan

Taipei
LSI Logic Asia, Inc.
Taiwan Branch
Tel: 886.2.2718.7828
Fax: 886.2.2718.8869

United Kingdom

Bracknell
LSI Logic Europe Ltd
◆ Tel: 44.1344.426544
Fax: 44.1344.481039

◆ Sales Offices with
Design Resource Centers

To receive product literature, visit us at <http://www.lsillogic.com>

ISO 9000 Certified



Printed on
Recycled Paper

DR
Printed in USA
Order No. I15041
Doc. No. DB08-000102-01

The LSI Logic logo design is a registered trademark of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.