

FEATURES

- Power Down; Lower Consumption – 3 mW (typ)
- 10-Bit Resolution
- Sampling Rates from <1 kHz to 1.0 MHz
- DNL better than 1/2 LSB (typ) up to 1.0 MHz
- Very Low Power CMOS - 30 mW (typ)
- Input Range between GND and V_{DD}
- No S/H Required for Analog Signals less than 100 kHz
- No S/H Required for CCD Signals less than 1.5 MHz
- Single Power Supply (4 to 6 Volts)
- Latch-Up Free
- High ESD Protection: 2000 Volts Minimum
- 20 Pin Package: MP8796

BENEFITS

- Reduced External Parts, No Sample/Hold Needed
- Suitable for Battery & Power Critical Applications
- Designer Can Adapt Input Range & Scaling

APPLICATIONS

- μ P/DSP Interface and Control Applications
- High Resolution Imaging – Scanners, Copiers, Fac simile
- Radar Pulse Analysis
- Low Power A/D Applications

GENERAL DESCRIPTION



The MP8795 is a flexible, easy to use, precision 10-bit Analog-to-Digital Converter that operates over a wide range of input and sampling conditions. The MP8795 can operate with pulsed “on demand” conversion operation or continuous “pipeline” operation for sampling rates up to 1.5 MHz. The elimination of the S/H and small package size offer the designer a low cost solution. No sample and hold is required for charge coupled device applications, up to 1.5 MHz, or multiplexed input applications when the signal source bandwidth is limited to 100 kHz. The input architecture of the MP8795 allows direct interface to any analog input range between AGND and AV_{DD} (0 to 2 V, 1 to 4 V, 0 to 5 V, etc.). The user simply sets $V_{REF(+)}$ and $V_{REF(-)}$ to encompass the desired input range.

Scaled reference resistor taps 1/4 R and 3/4 R allow for customizing the transfer curve. Digital outputs offer 3-state operation and all digital pins are CMOS and TTL compatible.

The MP8795 uses a two step technique. The first segment converts the 4 MSBs and consists of 15 autobalanced comparators, latches, an encoder, and buffer storage registers. The second segment converts the remaining 6 LSBs.

When the power down input is “high”, the data outputs DB9 to DB0 hold the current values and $V_{REF(-)}$ is disconnected from $V_{REF1(-)}$. The power consumption during the power down mode is approximately 3mW.

SIMPLIFIED BLOCK AND TIMING DIAGRAM




ORDERING INFORMATION


Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
Plastic Dip	-40 to +85°C	MP8795AN	±1	±2
SOIC	-40 to +85°C	MP8795AS	±1	±2

PIN CONFIGURATIONS

See Packaging Section for
Package Dimensions



24 Pin PDIP (0.300")



24 Pin SOIC (Jedec, 0.300")

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	DB3	Data Output Bit 3
2	DB4	Data Output Bit 4
3	DB5	Data Output Bit 5
4	DB6	Data Output Bit 6
5	DB7	Data Output Bit 7
6	DGND	Digital Ground
7	DVDD	Digital VDD
8	CLK	Clock Input
9	OE	Output Enable (Active Low)
10	DB8	Data Output Bit 8
11	DB9	Data Output Bit 9 (MSB)
12	OFW	Overflow Output

PIN NO.	NAME	DESCRIPTION
13	VREF(+)	Upper Reference Voltage
14	VREF(-)	Lower Reference Voltage
15	VREF1(-)	Lower Reference Voltage
16	1/4 R	Reference Ladder Tap @ 1/4 FS
17	3/4 R	Reference Ladder Tap @ 3/4 FS
18	VIN	Analog Signal Input
19	AGND	Analog Ground
20	AVDD	Analog VDD
21	PD	Power Down
22	DB0	Data Output Bit 0 (LSB)
23	DB1	Data Output Bit 1
24	DB2	Data Output Bit 2

ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5\text{ V}$, $F_S = 1\text{ MHz}$ (50% Duty Cycle),

$V_{REF(+)} = 4.6$, $V_{REF(-)} = AGND$, $T_A = 25^\circ\text{C}$

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution		10			Bits	For Rated Performance
Maximum Sampling Rate	F _S	1.0	1.5		MHz	
ACCURACY²						
Differential Non-Linearity	DNL		±3/4	±1	LSB	Best Fit Line (Max INL – Min INL)/2 Reference from V _{REF(+)} to V _{REF(-)}
Integral Non-Linearity	INL			±2	LSB	
Zero Scale Error	EZS		+1.00		LSB	
Full Scale Error	EFS		–2.5		LSB	
REFERENCE VOLTAGES						
Positive Ref. Voltage ⁵	V _{REF(+)}			AV _{DD}	V	
Negative Ref. Voltage ⁵	V _{REF(-)}	AGND			V	
Differential Ref. Voltage ⁵	V _{REF}	0.5		AV _{DD}	V	
Ladder Resistance	R _L	600	900	1200	Ω	
Ladder Temp. Coefficient ¹	R _{TCO}		2000		ppm/°C	
Ladder Switch Resistance ¹			12		Ω	
Ladder Switch Off Leakage ¹	I _{ILKG-SW}		50		nA	
ANALOG INPUT¹						
Input Bandwidth ¹			100		kHz	1 LSB Error
Input Voltage Range ⁷	V _{IN}	V _{REF(-)}		V _{REF(+)}	V	
Input Capacitance ³	C _{IN}		60		pF	
Aperture Delay ¹	t _{AP}		35	45	ns	
DIGITAL INPUTS						
Logical “1” Voltage	V _{IH}	2.0			V	V _{IN} =DGND to DV _{DD}
Logical “0” Voltage	V _{IL}			0.8	V	
Leakage Currents	I _{IN}			±100	μA	
CLK				30	μA	
PD, \overline{OE} (Internal Res to DGND)		–5			μA	
Input Capacitance			5		pF	
Clock Timing (See Figure 1) ¹						
Clock Period	T _S	500			ns	
Rise & Fall Time ⁴	t _R , t _F			10	ns	Functional
“High” Time ⁶	t _B	250		500,000	ns	
“Low” Time ⁶	t _S	150		500,000	ns	
DIGITAL OUTPUTS						
Logical “1” Voltage	V _{OH}	DV _{DD} -0.5			V	C _{OUT} =15 pF I _{LOAD} = 2 mA I _{LOAD} = 4 mA V _{OUT} = 0 to V _{DD}
Logical “0” Voltage	V _{OL}			0.4	V	
3-state Leakage	I _{OZ}	0		±5	μA	
Data Hold Time (See Figure 1) ¹	t _{HLD}		30	35	ns	
Data Valid Delay ¹	t _{DL}		35	45	ns	

ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Parameter	Symbol	25° C			Units	Test Conditions/Comments
Min	Typ	Max				
DIGITAL OUTPUTS (CONT'D)						C _{OUT} = 15 pF
Data Enable Delay ¹	t _{DEN}		25	30	ns	
Data 3-state Delay ¹	t _{DHZ}		15	30	ns	
Clock to PD Set-up Time ¹	t _{CLKS1}			400	ns	
Clock to PD Hold Time ¹	t _{CLKH1}			600	ns	
Power Down Delay ¹	t _{PD}			300	ns	
Power Up Delay ¹	t _{PU}			200	ns	
POWER SUPPLIES ⁸						
Power Down (I _{DD})	I _{DDDOWN}		0.6	1.2	mA	V _{IN} = 2 V
Operating Voltage (AV _{DD} , DV _{DD})	V _{DD}	4	5	6.5	V	
Current (AV _{DD} + DV _{DD})	I _{DD}		7	11	mA	

Notes:

¹ Guaranteed. Not tested.

² Tester measures code transition voltages by dithering the voltage of the analog input (V_{IN}). The difference between the measured code width and the ideal value (V_{REF}/1024) is the DNL error (see Figure 5 and Figure 6). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (See Figure 7).

³ See V_{IN} input equivalent circuit (see Figure 9).

⁴ Clock specification to meet aperture specification (t_{AP}). Actual rise/fall time can be less stringent with no loss of accuracy.

⁵ Specified values guarantee functional device. Refer to other parameters for accuracy.

⁶ System can clock MP8795 with any duty cycle as long as all timing conditions are met.

⁷ Input range where input is converted correctly into binary code. Input voltage outside specified range converts to zero or full scale output.

⁸ DV_{DD} and AV_{DD} are connected through the silicon substrate. Connect together at the package.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} (to GND)	+7 V	Storage Temperature	-65 to +150°C
V _{REF} (+) & V _{REF} (-)	GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering 10 seconds)	+300°C
V _{IN}	GND -0.5 to V _{DD} +0.5 V	Package Power Dissipation Rating to 75°C	
All Inputs	GND -0.5 to V _{DD} +0.5 V	CDIP, PDIP, SOIC	1000mW
All Outputs	GND -0.5 to V _{DD} +0.5 V	Derates above 75°C	14mW/°C

Notes:

¹ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

² Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.

³ V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.




Figure 1. MP8795 Timing Diagram

THEORY OF OPERATION

Analog-to-Digital Conversion

The MP8795 converts analog voltages into 1024 digital codes by encoding the outputs of 15 coarse and 67 fine comparators. Digital logic is used to generate the overflow bit. The conversion is synchronous with the clock and is accomplished in 2 clock periods.

The reference resistance ladder is a series of 1025 resistors. The first and the last resistor of the ladder are half the value of the others so that the following relations apply:

$$R_{REF} = 1024 * R \quad V_{REF} = V_{REF(+)} - V_{REF(-)} = 1024 * LSB$$

The clock signal generates the two internal phases, ϕ_B (CLK high) and ϕ_S (CLK low = sample) (See Figure 2). The rising edge of the CLK input marks the end of the sampling phase (ϕ_S). Internal delay of the clock circuitry will delay the actual instant

when ϕ_S disconnects the latches from the comparators. This delay is called aperture delay (t_{AP}).

The coarse comparators make the first pass conversion and select a ladder range for the fine comparators. The fine comparators are connected to the selected range during the next ϕ_B phase.




Figure 2. MP8795 Comparators

A_{IN} Sampling, Ladder Sampling, and Conversion Timing

Figure 3 shows this relationship as a timing chart. A_{IN} sampling, ladder sampling and output data relationships are shown for the general case where the levels which drive the ladder need to change for each sampled A_{IN} time point. The ladder is referenced for both last A_{IN} sample and next A_{IN} sample at the same time. If the ladder's levels change by more than 1 LSB, one of the samples must be discarded. Also note that the clock lowperiod for the discarded A_{IN} can be reduced to the minimum t_S time of 150 ns.




Figure 3. A_{IN} Sampling, Ladder Sampling & Conversion Timing

Accuracy of Conversion: DNL and INL

The transfer function for an ideal A/D converter is shown in Figure 4.




Figure 4. Ideal A/D Transfer Function

The overflow transition (V_{OFW}) takes place at:

$$V_{IN} = V_{OFW} = V_{REF(+)} - 0.5 * LSB$$

The first and the last transitions for the data bits take place at:

$$V_{IN} = V_{001} = V_{REF(-)} + 0.5 * LSB$$

$$V_{IN} = V_{3FF} = V_{REF(+)} - 1.5 * LSB$$

$$LSB = V_{REF} / 1024 = (V_{3FF} - V_{001}) / 1022$$

Note that the overflow transition is a flag and has no impact on the data bits.

In a "real" converter, the code-to-code transitions don't fall exactly every $V_{REF}/1024$ volts.

A positive DNL (Differential Non-Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSB's.

A Max DNL specification guarantees that ALL code widths (DNL errors) are within the stated value. A specification of Max DNL = ± 0.5 LSB means that all code widths are within 0.5 and 1.5 LSB. If $V_{REF} = 4.608$ V then 1 LSB = 4.5 mV and every code width is within 2.25 and 6.75 mV.




Figure 5. DNL Measurement On Production Tester

The formulas for Differential Non-linearity (DNL), Integral Non-Linearity (INL) and zero and full scale errors (E_{ZS} , E_{FS}) are:

$$DNL(001) = V_{002} - V_{001} - LSB$$

...

$$DNL(3FE) = V_{3FF} - V_{3FE} - LSB$$

$$E_{FS} \text{ (full scale error)} = V_{3FF} - [V_{REF(+)} - 1.5 * LSB]$$

$$E_{ZS} \text{ (zero scale error)} = V_{001} - [V_{REF(-)} + 0.5 * LSB]$$




Figure 6. Real A/D Transfer Curve

Figure 6 shows the zero scale and full scale error terms.

Figure 7 gives a visual definition of the INL error. The chart shows a 3-Bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, the computer draws a line parallel to the ideal transfer line. By definition, the Best Fit Line makes equal the positive and the negative INL errors. For example, an INL error of -1 to +2 LSBs relative to the Ideal Line would be ± 1.5 LSB's relative to the Best Fit Line.




Figure 7. INL Error Calculation

Clock and Conversion Timing

A system will clock the MP8795 continuously or it will give clock pulses intermittently when a conversion is desired. The timing of Figure 8a shows normal operation, while the timing of Figure 8b keeps the MP8795 in balance and ready to sample the analog input.




Figure 8. Relationship of Data to Clock

Analog Input

The MP8795 has very flexible input range characteristics. The user may set $V_{REF(+)}$ and $V_{REF(-)}$ to two fixed voltages and then vary the input DC and AC levels to match the V_{REF} range. Another method is to first design the analog input circuitry and then adjust the reference voltages for the analog input range. One advantage is that this approach may eliminate the need for external gain and offset adjust circuitry which may be required by fixed input range A/Ds.

The MP8795's performance is optimized by using analog input circuitry that is capable of driving the A_{IN} input. Figure 9 shows the equivalent circuit for A_{IN} .




Figure 9. Analog Input Equivalent Circuit

Reference Voltages

The input/output relationship is a function of V_{REF} :

$$\begin{aligned} A_{IN} &= V_{IN} - V_{REF(-)} \\ V_{REF} &= V_{REF(+)} - V_{REF(-)} \\ DATA &= 1023 * (A_{IN}/V_{REF}) \end{aligned}$$

A system can increase total gain by reducing V_{REF} .

Digital Interfaces

The logic encodes the outputs of the comparators into a binary code and latches the data in a D-type flip-flop for output. The input \overline{OE} controls the output buffers in an asynchronous mode.

\overline{OE}	OFW	DB9 - DB0
1	Valid	High Z
0	Valid	Valid

Table 1 Output Enable Logic




Figure 10. Output Enable/Disable Timing Diagram




Figure 11. Preferred Output Control

Figure 11 shows the preferred output control where \overline{OE} and clock are opposite phase. This provides a quiet time at the end of the A_{IN} sample phase.

The functional equivalent of the MP8795 (Figure 12) is composed of:

- 1) Delay stage (t_{AP}) from the clock to the sampling phase (ϕ_s).
- 2) An ideal analog switch which samples V_{IN} .
- 3) An ideal A/D which tracks and converts V_{IN} with no delay.
- 4) A series of two DFF's with specified hold (t_{HLD}) and delay (t_{DL}) times.

t_{AP} , t_{HLD} and t_{DL} are specified in the Electrical Characteristics table.




Figure 12. MP8795 Functional Equivalent Circuit and Interface Timing

Power Down

Figure 13 shows the relationship between the clock, sampled A_{IN} to output data relationship and the effect of power down.




Figure 13. Power Down Timing Diagram

APPLICATION NOTES

C_1 = 4.7 or 10 μ F Tantalum
 C_2 = 0.1 μ F Chip Cap or low inductance cap
 R_T = Clock Transmission Line Termination




Figure 14. Typical Circuit Connections

The following information will be useful in maximizing the performance of the MP8795.

1. All signals should not exceed $AV_{DD} + 0.5$ V or $AGND - 0.5$ V or $DV_{DD} + 0.5$ V or $DGND - 0.5$ V.
2. Any input pin which can see a value outside the absolute maximum ratings (AV_{DD} or $DV_{DD} + 0.5$ V or $AGND - 0.5$ V) should be protected by diode clamps (HP5082-2835) from input pin to the supplies. All MP8795 inputs have input protection diodes which will protect the device from short transients outside the supply ranges.
3. The design of a PC board will affect the accuracy of MP8795. Use of wire wrap is not recommended.
4. The analog input signal (V_{IN}) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs so as to minimize cross coupling and noise pickup.
5. The analog input should be driven by a low impedance (less than 50 Ω).
6. Analog and digital ground planes should be substantial and common at one point only. The ground plane should act as a shield for parasitics and not a return path for signals. To reduce noise levels, use separate low impedance ground paths. *DGND should not be shared with other digital circuitry.* If separate low impedance paths cannot be provided, DGND should be connected to AGND next to the MP8795.
7. *DV_{DD} should not be shared with other digital circuitry* to avoid conversion errors caused by digital supply transients. DV_{DD} for the MP8795 should be connected to AV_{DD} next to the MP8795.
8. DV_{DD} and AV_{DD} are connected inside the MP8795 through the N - doped silicon substrate. Any DC voltage difference between DV_{DD} and AV_{DD} will cause undesirable internal currents.
9. Each power supply and reference voltage pin should be decoupled with a ceramic (0.1 μ F) and a tantalum (10 μ F) capacitor as close to the device as possible.
10. The digital output should not drive long wires. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used. 100 Ω resistors in series with the digital outputs in some applications reduces the digital output disruption of A_{IN} .






Figure 15. Example of a Reference Voltage Source



For $R = 5k$ use Beckman Instruments #694-3-R10k resistor array or equivalent.

NOTE: High R values affect the input BW of ADC due to the $(R * C_{IN})$ time constant. Therefore, for different applications the R value needs to be selected as a tradeoff between A_{IN} settling time and power dissipation.


Figure 16. ±5 V Analog Input



For $R = 5k$ use Beckman Instruments #694-3-R10k resistor array or equivalent.

NOTE: High R values affect the input BW of ADC due to the $(R * C_{IN})$ time constant. Therefore, for different applications the R value needs to be selected as a tradeoff between A_{IN} settling time and power dissipation.


Figure 17. ±10 V Analog Input




@ Power Down write values to DAC 3, 2, 1 = DAC 4 to minimize power consumption.
Only A_{IN} and Ladder detail shown.

**Figure 18. A/D Ladder with Programmed Control
(of $V_{REF(+)}$, $V_{REF(-)}$, 1/4 and 3/4 TAP.)**


PERFORMANCE CHARACTERISTICS




Graph 1. DNL vs. Sampling Frequency




Graph 2. INL vs. Sampling Frequency




Graph 3. Supply Current vs. Sampling Frequency




Graph 4. Power Down Current vs. Sampling Frequency




Graph 5. DNL vs. Reference Voltage




Graph 6. DNL vs. Temperature



Graph 7. Supply Current vs. Temperature



Graph 8. Power Down Current vs. Temperature



Graph 9. Reference Resistance vs. Temperature