

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

# QUADRATURE CLOCK CONVERTER

January 2003

## **FEATURES:**

- x1 and x4 mode selection
- Up to 16MHz output clock frequency
- Programmable output clock pulse width
- On-chip filtering of inputs for optical or magnetic encoder applications.
- TTL and CMOS compatible I/Os
- +4.5V to +10V operation (VDD VSS)
- LS7083, LS7084 (DIP); LS7083-S, LS7084-S (SOIC) - See Figure 1

#### **DESCRIPTION:**

The LS7083 and LS7084 are CMOS quadrature clock converters. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B inputs of the LS7083/ LS7084, are converted to strings of Up Clocks and Down Clocks (LS7083) or to a Clock and an Up/Down direction control (LS7084). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder.

# INPUT/OUTPUT DESCRIPTION:

## RBIAS (Pin 1)

Input for external component connection. A resistor connected between this input and Vss adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (Tow TPS).

## VDD (Pin 2)

Supply Voltage positive terminal.

## Vss (Pin 3)

Supply Voltage negative terminal.

## A (Pin 4)

Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither.


#### **B** (Pin 5)

Quadrature Clock Input B. This input has a filter circuit identical to input A.

## **x4/x1** (Pin 6)

This input selects between x1 and x4 modes of operation. A high-level selects x4 mode and a low-level selects the x1 mode. In x4 mode, an output pulse is generated for every transition at either A or B input. In x1 mode, an output pulse is generated in one combined A/B input cycle. (See Figure 2.)

# PIN ASSIGNMENT - TOP VIEW






FIGURE 1

## **LS7083 - DNCK** (Pin 7)

In LS7083, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input.

# **LS7084 - UP/DN** (Pin 7)

In LS7084, this is the count direction indication output. When A input leads the B input, the UP/DN output goes high indicating that the count direction is UP. When A input lags the B input, UP/DN output goes low, indicating that the count direction is DOWN.

# **LS7083 - UPCK** (Pin 8)


In LS7083, this is the UP Clock output. This output consists of low-going pulses generated when A input leads the B input.


## **LS7084 - CLK** (Pin 8)


In LS7084, this is the combined UP Clock and DOWN Clock output. The count direction at any instant is indicated by the  $UP/\overline{DN}$  output (Pin 7).

**NOTE**: For the LS7084, the timing of CLK and UP/DN requires that the counter interfacing with LS7084 counts on the rising edge of the CLK pulses.

ABSOLUTE MAXIMUM RATINGS	•						
PARAMETER	SYMBOL	VALUE			UNITS		
DC Supply Voltage	VDD - VSS		11.0		V		
Voltage at any input	VIN	Vss - 0	Vss - 0.3 to VDD + 0.3		V		
Operating temperature	TA	0 to +70		0.0	°C		
Storage temperature	TSTG		-55 to +150		°C		
Otorage temperature	1310	3	3 10 1130		O		
DC ELECTRICAL CHARACTERISTICS:							
(All voltages referenced to Vss, TA	$= 0^{\circ} \text{C to } 70^{\circ} \text{C}.$	)					
PARAMETER	SYMBOL	MIN			CONI	CONDITION	
Supply voltage	Vdd	4.5	10.0	V	-		
Supply current	IDD	-	6.0	μA		: 10V, All	
						frequencies = 0Hz S = 2M	
x4/x1 Logic Low	VIL	0.3Vdd	-	V			
A, B Logic Low	VIL	-	0.6	V	VDD =	4.5V	
		-	1.0	V	VDD =	: 9V	
		-	1.1	V	VDD =	: 10V	
x4/x1Logic High	VIH	0.7Vdd	-	V	-		
A, B Logic High	VIH	3.1	-	V	VDD =	4.5V	
		5.0	-	V	VDD =	: 9V	
		5.6	-	V	VDD =	: 10V	
ALL OUTPUTS:							
Sink Current	lol	1.75	_	mA	VDD =	4 5V	
VOL = 0.4V	102	5.0	_	mA	VDD =		
		5.7	-	mA	VDD =		
Source Current	Іон	1.0		mA	VDD =	. 4.5\/	
VOH = VDD - 0.5V	IOH	2.5	-	mA	VDD = VDD =		
VOH = VDD - 0.3V		3.0	_	mA	VDD = VDD =		
TD 4 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		5.0		ША	<b>V</b> DD =	100	
TRANSIENT CHARACTERISTICS	:						
$(TA = 0^{\circ}C \text{ to } 70^{\circ}C)$	CVMDOL	RAINI I		MAX	LINUTO	CONDITION	
PARAMETER	SYMBOL	IV	MIN		UNITS	CONDITION	
A, B inputs:	Turo.			0.5		VDD = 10V	
Validation Delay	Tvd	-		85 100	ns	VDD = 10V VDD = 9V	
		•	-	160	ns	VDD = 9V $VDD = 4.5V$	
A, B inputs:		•	_	100	ns	VDD = 4.5V	
Pulse Width	Tpw	TVD + TOW Infi		Infinite	ns	-	
A to B or B to A	T-0	т.		Landing in			
Phase Delay	TPS	10	OW	Infinite	ns	-	
				1			
A, B frequency	fA, B	•	-	2TpW	Hz	-	
Input to Output Delay	Tos		_	120	ns	VDD = 10V	
			-	150	ns	VDD = 9V	
			-	235	ns	VDD = 4.5V	
						Includes input	
						validation delay	
0	_		•			•	
Output Clock Pulse Width	Tow	5	0	-	ns	See Fig. 4 & 5	










FIGURE 6A. TYPICAL APPLICATION FOR LS7083 IN x4 MODE




FIGURE 6B. TYPICAL APPLICATION FOR LS7084 WITH x4/x1 MODE SELECTION