



rev 1.0

## µP Power Supply Supervisor With Battery Backup Switch

### General Description

The AS690A / AS692A / AS802L / AS802M / AS805L offers complete single chip solutions for power supply monitoring and control battery functions in microprocessor systems. Each device implements four functions: Reset control, watchdog monitoring, battery-backup switching and power-failure monitoring. In addition to microprocessor reset under power-up and power-down conditions, these devices provide battery-backup switching to maintain control in power loss and brown-out situations. Additional monitoring capabilities can provide an early warning of unregulated power supply loss before the voltage regulator drops out. The important features of these four functions are:

- 1.6 second watchdog timer to keep microprocessor responsive
- 4.40V or 4.65V  $V_{CC}$  threshold for microprocessor reset at power-up and power-down
- SPDT (Single-pole, Double-throw) PMOS switch connects backup power to RAM if  $V_{CC}$  fails
- 1.25V threshold detector for power loss or general purpose voltage monitoring

These features are pin-compatible with the industry standard power-supply supervisors. Short-circuit and thermal protection have also been added. The AS690A / AS802L / AS805L generate a reset pulse when the supply voltage drops below 4.65V and the AS692A / AS802M generate a reset below 4.40V. The ASM802L / ASM802M have power-fail accuracy to  $\pm 2\%$ . The ASM805L is the same as the ASM690A except that RESET is provided instead of RESE $\bar{T}$ .


### Features

- Two precision supply-voltage monitor options
  - 4.65V (AS690A / AS802L / AS805L)
  - 4.40V (AS692A / AS802M)
- Battery-backup power switch on-chip
- Watchdog timer: 1.6 second timeout
- Power failure / low battery detection
- Short circuit protection and thermal limiting
- Small 8-pin SO package
- No external components
- Specified over full temperature range


### Applications

- Embedded control systems
- Portable/Battery operated systems
- Intelligent instruments
- Wireless instruments
- Wireless communication systems
- PDAs and hand-held equipments
- µP / µC power supply monitoring
- Safety system

### Typical Operating Circuit



### Block Diagram






rev 1.0

Pin Configuration

Plastic/CerDip/SO



Pin Description

Pin Number		Name	Function
ASM690A / ASM692A ASM802L / ASM802M	ASM805L		
1	1	V <sub>OUT</sub>	Voltage supply for RAM. When V <sub>CC</sub> is above the reset threshold, V <sub>OUT</sub> connects to V <sub>CC</sub> through a P-Channel MOS device. If V <sub>CC</sub> falls below the reset threshold, this output will be connected to the backup supply at V <sub>BATT</sub> (or V <sub>CC</sub> , whichever is higher) through the MOS switch to provide continuous power to the CMOS RAM.
2	2	V <sub>CC</sub>	+5V power supply input.
3	3	GND	Ground
4	4	PFI	Power failure monitor input. PFI is connected to the internal power fail comparator which is referenced to 1.25V. The power fail output (PFO) is active LOW but remains HIGH if PFI is above 1.25V. If this feature is unused, the PFI pin should be connected to GND or V <sub>OUT</sub> .
5	5	PFO	Power-fail output. PFO is active LOW whenever the PFI pin is less than 1.25V.
6	6	WDI	Watchdog input. The WDI input monitors microprocessor activity. An internal timer is reset with each transition of the WDI input. If the WDI is held HIGH or LOW for longer than the watchdog timeout period, typically 1.6 seconds, RESET (or RESET) is asserted for the reset pulse width time, t <sub>RS</sub> , of 140ms, minimum.
7	-	RESET	Active-LOW reset output. When triggered by V <sub>CC</sub> falling below the reset threshold or by watchdog timer timeout, RESET (or RESET) pulses low for the reset pulse width t <sub>RS</sub> , typically 200ms. It will remain low if V <sub>CC</sub> is below the reset threshold (4.65V in ASM690A / ASM802L and 4.4V in the ASM692A / ASM802L) and remains low for 200ms after V <sub>CC</sub> rises above the reset threshold.
-	7	RESET	Active-HIGH reset output. The inverse of RESET.
8	8	V <sub>BATT</sub>	Auxiliary power or backup-battery input. V <sub>BATT</sub> should be connected to GND if the function is not used. The input has about 40mV of hysteresis to prevent rapid toggling between V <sub>CC</sub> and V <sub>BATT</sub> .



rev 1.0

### Detailed Description

It is important to initialize a microprocessor to a known state in response to specific events that could create code execution errors and “lock-up”. The reset output of these supervisory circuits send a reset pulse to the microprocessor in response to power-up, power-down/power-loss or a watchdog time-out.

#### RESET/RESET Timing

Power-up reset occurs when a rising  $V_{CC}$  reaches the reset threshold,  $V_{RT}$ , forcing a reset condition in which the reset output is asserted in the appropriate logic state for the duration of  $t_{RS}$ . The reset pulse width,  $t_{RS}$ , is typically around 200ms and is LOW for the ASM690A, ASM692A, ASM802 and HIGH for the ASM805L. *Figure 1* shows the reset pin timing.

Power-loss or “brown-out” reset occurs when  $V_{CC}$  dips below the reset threshold resulting in a reset assertion for the duration of  $t_{RS}$ . The reset signal remains asserted as long as  $V_{CC}$  is between  $V_{RT}$  and 1.1V, the lowest  $V_{CC}$  for which these devices can provide a guaranteed logic-low output. To ensure logic inputs connected to the ASM690A / ASM692A/ASM802 RESET pin are in a known state when  $V_{CC}$  is under 1.1V, a 100k $\Omega$  pull-down resistor at RESET is needed: the logic-high ASM805L will need a pull-up resistor to  $V_{CC}$ .

#### Watchdog Timer

A Watchdog time-out reset occurs when a logic “1” or logic “0” is continuously applied to the WDI pin for more than 1.6 seconds. After the duration of the reset interval, the watchdog timer starts a new 1.6 second timing interval; the microprocessor must service the watchdog input by changing states or by floating the WDI pin before this interval is finished. If the WDI pin is held either HIGH or LOW, a reset pulse will be triggered every 1.8 seconds (the 1.6 second timing interval plus the reset pulse width  $t_{RS}$ ).

### Application Information

#### Microprocessor Interface

The ASM690 has logic-LOW RESET output while the ASM805 has an inverted logic-HIGH RESET output. Microprocessors with bidirectional reset pins can pose a problem when the supervisory circuit and the microprocessor output pins attempt to go to opposite logic states. The problem can be resolved by placing a 4.7k $\Omega$  resistor between the RESET output and the microprocessor reset pin. This is shown in *Figure 2*. Since the series resistor limits drive capabilities, the reset signal to other devices should be buffered.




Figure 1: RESET/RESET Timing




Figure 2: Interfacing with bi-directional microprocessor reset inputs



rev 1.0

**Watchdog Input**

As discussed in the Reset section, the Watchdog input is used to monitor microprocessor activity. It can be used to insure that the microprocessor is in a continually responsive state by requiring that the WDI pin be toggled every second. If the WDI pin is not toggled within the 1.6 second window (minimum  $t_{WD} + t_{RS}$ ), a reset pulse will be asserted to return the microprocessor to the initial start-up state. Pulses as short as 50ns can be applied to the WDI pin. If this feature is not used, the WDI pin should be open circuited or the logic placed into a high-impedance state to allow the pin to float.

**Backup-Battery Switchover**

A power loss can be made less severe if the system RAM contents are preserved. This is achieved in the ASM690/692/802/805 by switching from the failed  $V_{CC}$  to an alternate power source connected at  $V_{BATT}$  when  $V_{CC}$  is less than the reset threshold voltage ( $V_{CC} < V_{RT}$ ), and  $V_{CC}$  is less than  $V_{BATT}$ . The  $V_{OUT}$  pin is normally connected to  $V_{CC}$  through a  $2\Omega$  PMOS switch but a brown-out or loss of  $V_{CC}$  will cause a switchover to  $V_{BATT}$  by means of a  $20\Omega$  PMOS switch. Although both conditions ( $V_{CC} < V_{RT}$  and  $V_{CC} < V_{BATT}$ ) must occur for the switchover to  $V_{BATT}$  to occur,  $V_{OUT}$  will be switched back to  $V_{CC}$  when  $V_{CC}$  exceeds  $V_{RT}$  irrespective of the voltage at  $V_{BATT}$ . It should be noted that an internal device diode (D1 in Figure 3) will be forward biased if  $V_{BATT}$  exceeds  $V_{CC}$  by more than a diode drop when  $V_{CC}$  is switched to  $V_{OUT}$ . Because of this it is recommended that  $V_{BATT}$  be no greater than  $V_{RT} + 0.6V$ .




Figure 3: Internal device configuration of battery switch-over function

Table 1. Pin Connections in Battery Backup Mode

Pin	Connection
$V_{OUT}$	Connected to $V_{BATT}$ through internal PMOS switch
$V_{BATT}$	Connected to $V_{OUT}$
PFI	Disabled
PFO	Logic-LOW
RESET	Logic-LOW (except on ASM805 where it is HIGH)
WDI	Watchdog timer disabled

Condition	SW1/SW2	SW3/SW4
$V_{CC} >$ Reset Threshold	open	closed
$V_{CC} <$ Reset Threshold $V_{CC} > V_{BATT}$	open	closed
$V_{CC} <$ Reset Threshold $V_{CC} < V_{BATT}$	closed	open
ASM690A/802A/805L Reset Threshold = 4.65V ASM692A /ASM802M Reset Threshold = 4.4V		

During the backup power mode, the internal circuitry of the supervisory circuit draws power from the battery supply. While  $V_{CC}$  is still alive, the comparator circuits remain alive and the current drawn by the device is typically  $35\mu A$ . When  $V_{CC}$  drops more than 1.1V below  $V_{BATT}$ , the internal switchover comparator, the PFI comparator and WDI comparator will shut off, reducing the quiescent current drawn by the IC to less than  $1\mu A$ .



rev 1.0

**Backup Power Sources - Batteries**

Battery voltage selection is important to insure that the battery does not discharge through the parasitic device diode D1 (see *Figure 3*) when  $V_{CC}$  is less than  $V_{BATT}$  and  $V_{CC} > V_{RT}$ .

**Table 2: Maximum Battery Voltages**

Part Number	MAXIMUM Battery Voltage
ASM690A	4.80
ASM802L	4.80
ASM805L	4.80
ASM692A	4.55
ASM802M	4.55

Although most batteries that meet the requirements of *Table 2* are acceptable, lithium batteries are very effective backup source due to their high-energy density and very low self-discharge rates.

**Battery replacement while Powered**

Batteries can be replaced even when the device is in a powered state as long as  $V_{CC}$  remains above the reset threshold voltage  $V_{RT}$ . In the ASM devices, a floating  $V_{BATT}$  pin will not cause a powersupply switchover as can occur in some other supervisory circuits. If  $V_{BATT}$  is not used, the pin should be grounded.

**Backup Power Sources - SuperCap™**

Capacitor storage, with very high values of capacitance, can be used as a back-up power source instead of batteries. SuperCap™ are capacitors with capacities in the fractional farad range. A 0.1 farad SuperCap™ would provide a useful backup power source. Like the battery supply, it is important that the capacitor voltage remain below the maximum voltages shown in *Table 2*. Although the circuit of *Figure 4* shows the most simple way to connect the SuperCap™, this circuit cannot insure that an over voltage condition will not occur since the capacitor will ultimately charge up to  $V_{CC}$ . To insure that an over voltage condition does not occur, the circuit of *Figure 5* is preferred. In this circuit configuration, the

diode-resistor pair clamps the capacitor voltage at one diode drop below  $V_{CC}$ .  $V_{CC}$  itself should be regulated within  $\pm 5\%$  of 5V for the ASM692A/802M or within  $\pm 10\%$  of 5V for the ASM690A/802L/805L to insure that the storage capacitor does not achieve an over voltage state.

Note: SuperCap™ is a trademark of Baknor Industries




Figure 4: Capacitor as a backup power source




Figure 5: Capacitor as a backup power source  
Voltage clamped to 0.5V below  $V_{CC}$



rev 1.0

**Operation without a Backup Power Source**

When operating without a back-up power source, the V<sub>BATT</sub> pin should be connected to GND and V<sub>OUT</sub> should be connected to V<sub>CC</sub>, since power source switchover will not occur. Connecting V<sub>OUT</sub> to V<sub>CC</sub> eliminates the voltage drop due to the ON-resistance of the PMOS switch.

**Power-Fail Comparator**

The Power Fail feature is an independent voltage monitoring function that can be used for any number of monitoring activities. The PFI function can provide an early sensing of power supply failure by sensing the voltage of the unregulated DC ahead of the regulated supply sensing seen by the backup-battery switchover circuitry. The PFI pin is compared to a 1.25V internal reference. If the voltage at the PFI pin is less than this reference voltage, the PFO pin goes low. By sensing the voltage of the raw DC power supply, the microprocessor system can prepare for imminent power-loss, especially if the battery backup supply is not enabled. The input voltage at the PFI pin results from a simple resistor voltage divider as shown in Figure 6.




Figure 6: Simple Voltage divider sets PFI trip point

**Power Fail Hysteresis**

A noise margin can be added to the simple monitoring circuit of Figure 6 by adding positive feedback from the PFO pin. The circuit of Figure 7 adds this positive “latching” effect by means of an additional resistor R3 connected between PFO and PFI which helps in pulling PFI in the direction of PFO and eliminating an indecision at the trip point. Resistor R3 is normally about 10 times higher in resistance than R2 to keep the hysteresis band reasonable and should be larger than 10kΩ to avoid excessive loading on the PFO pin. The calculations for the correct values of resistors to set the hysteresis thresholds are given in Figure 7. A capacitor can be added to offer additional noise rejection by low-pass filtering.




Figure 7: Hysteresis Added To PFI Pin



rev 1.0

**Monitoring Capabilities Of The Power-fail Input:**

Although designed for power supply failure monitoring, the PFI pin can be used for monitoring any voltage condition that can be scaled by means of a resistive divider. An example is the negative power supply monitor configured in Figure 8. In this case a good negative supply will hold the PFI pin below 1.25V and the  $\overline{\text{PFO}}$  pin will be at logic "0". As the negative voltage declines, the voltage at the PFI pin will rise until it exceeds 1.25V and the  $\overline{\text{PFO}}$  pin will go to logic "1".





Figure 8: Using PFI To Monitor Negative Supply Voltage


**Absolute Maximum Ratings**

Parameter	Min	Max	Unit
<b>Pin Terminal Voltage with Respect to Ground</b>			
$V_{CC}$	-0.3	6.0	V
$V_{BATT}$	-0.3	6.0	V
All other inputs *	-0.3	$V_{CC} + 0.3$	V
Input Current at $V_{CC}$		200	mA
Input Current at $V_{BATT}$		50	mA
Input Current at GND		20	mA
<b>Output Current</b>			
$V_{OUT}$	Short circuit protected		
All other inputs		20	mA
Rate of Rise: $V_{BATT}$ and $V_{CC}$		100	V/ $\mu$ s
<b>Continuous Power Dissipation</b>			
Plastic DIP (derate 9mW/ $^{\circ}$ C above 70 $^{\circ}$ C)		800	mW
SO (derate 5.9mW/ $^{\circ}$ C above 70 $^{\circ}$ C)		500	mW
CerDIP (derate 8mW/ $^{\circ}$ C above 70 $^{\circ}$ C)		650	mW
Operating Temperature Range (C Devices)	0	70	$^{\circ}$ C
Operating Temperature Range (E Devices)	-40	85	$^{\circ}$ C
Storage Temperature Range	-65	160	$^{\circ}$ C
Lead Temperature Soldering, (10 sec)		300	$^{\circ}$ C
* The input voltage limits on PFI and WDI may be exceeded if the current is limited to less than 10mA Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability.			





rev 1.0

**Electrical Characteristics:**

Unless other wise noted,  $V_{CC} = 4.75V$  to  $5.5V$  for the ASM690A / ASM802L / ASM805L and  $V_{CC} = 4.5V$  to  $5.5V$  for the ASM692A / ASM802M;  $V_{BATT} = 2.8V$ ; and  $T_A = T_{MIN}$  to  $T_{MAX}$ .

Parameter	Symbol	Conditions		Min	Typ	Max	Unit
$V_{CC}$ , $V_{BATT}$ Voltage Range (Note 1)		ASM69_AC, ASM802_C		1.1		5.5	V
		ASM805LC		1.1		5.5	
		ASM69_AE, ASM80__E		1.1		5.5	
Supply Current Excluding $I_{OUT}$	$I_S$	ASM69_AC, ASM80__E			35	100	$\mu A$
		ASM69_AC, ASM802_C			35	100	
$I_{SUPPLY}$ in Battery Backup Mode (Excluding $I_{OUT}$ )		$V_{CC} = 0V$ , $V_{BATT}=2.8V$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to $T_{MAX}$			1.0 5.0	$\mu A$
$V_{BATT}$ Standby Current (Note 2)		$5.5V > V_{CC} > V_{BATT} - 0.2V$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to $T_{MAX}$	-0.1 -1.0		0.02 0.02	$\mu A$
$V_{OUT}$ Output		$I_{OUT} = 5mA$		$V_{CC} - 0.025$	$V_{CC} - 0.010$		V
		$I_{OUT} = 50mA$		$V_{CC} - 0.25$	$V_{CC} - 0.10$		
$V_{OUT}$ in Battery Backup Mode		$I_{OUT}=250\mu A$ , $V_{CC} < V_{BATT} - 0.2V$		$V_{BATT} - 0.1$	$V_{BATT} - 0.001$		V
Battery Switch Threshold, $V_{CC}$ to $V_{BATT}$		$V_{CC} < V_{RT}$	Power Up Power Down		20 -20		mV
Battery Switch over Hysteresis					40		mV
Reset Threshold	$V_{RT}$	ASM690A/802L/805L		4.50	4.65	4.75	V
		ASM692A, ASM802M		4.25	4.40	4.50	
		ASM802L, $T_A = 25^\circ C$ , $V_{CC}$ falling		4.55		4.70	
		ASM802M, $T_A=25^\circ C$ , $V_{CC}$ falling		4.30		4.45	

## Notes:

1. If  $V_{CC}$  or  $V_{BATT}$  is 0V, the other must be greater than 2.0V.
2. Battery charging-current is "-". Battery discharge current is "+".
3. WDI is guaranteed to be in an intermediate level state if WDI is floating and  $V_{CC}$  is within the operating voltage range. WDI input impedance is 50 k $\Omega$ . WDI is biased to  $0.3V_{CC}$ .



Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Reset Threshold Hysteresis				40		mV	
Reset Pulse Width	$t_{RS}$		140	200	280	ms	
Reset Output Voltage		$I_{SOURCE} = 800\mu A$	$V_{CC} - 1.5$			V	
		$I_{SINK} = 3.2mA$					0.4
		ASM69_AC, ASM802_C, $V_{CC}=1.0V$ , $I_{SINK}=50\mu A$	0.3				
		ASM69_AE, ASM802_E, $V_{CC}=1.2V$ , $I_{SINK}=100\mu A$	0.3				
		ASM805LC, $I_{SOURCE}=4\mu A$ , $V_{CC} = 1.1V$	0.8				
		ASM805LE, $I_{SOURCE}=4\mu A$ , $V_{CC} = 1.2V$	0.9				
		ASM805L, $I_{SOURCE}=800\mu A$	$V_{CC} - 1.5$				0.4
		ASM805L, $I_{SINK}=3.2mA$					
Watchdog Timeout	$t_{WD}$		1.00	1.60	2.25	sec	
WDI Pulse Width	$t_{WP}$	$V_{IL} = 0.4V$ , $V_{IH} = 0.8V_{CC}$	50			ns	
WDI Input Current		WDI = $V_{CC}$		50	150	$\mu A$	
		WDI = 0V	-150	-50		$\mu A$	
WDI Input Threshold (Note 3)		$V_{CC} = 5V$ , Logic LOW			0.8	V	
PFI Input Threshold		ASM69_A,ASM805L, $V_{CC} = 5V$	1.20	1.25	1.30	V	
		ASM802_C/E, $V_{CC} = 5V$	1.225	1.250	1.275		
PFI Input Current			-25	0.01	25	nA	
PFO Output Voltage		$I_{SOURCE} = 800\mu A$	$V_{CC} - 1.5$			V	
		$I_{SINK} = 3.2mA$					0.4

Notes:


1. If  $V_{CC}$  or  $V_{BATT}$  is 0V, the other must be greater than 2.0V.
2. Battery charging-current is "-". Battery discharge current is "+".
3. WDI is guaranteed to be in an intermediate level state if WDI is floating and  $V_{CC}$  is within the operating voltage range. WDI input impedance is 50 k $\Omega$ . WDI is biased to  $0.3V_{CC}$ .




rev 1.0

Package Information


Plastic DIP (8-Pin)



CerDIP (8-Pin)



SO (8-Pin)



	Inches		Millimeters	
	Min	Max	Min	Max
<b>Plastic DIP (8-Pin) *</b>				
A	-	0.210	-	5.33
A1	0.015	-	0.38	-
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.36	0.56
b2	0.045	0.070	1.14	1.78
b3	0.030	0.045	0.80	1.14
D	0.355	0.400	0.80	1.14
D1	0.005	-	0.13	-
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100	-	2.54	
eA	0.300	-	7.62	
eB	-	0.430	-	10.92
eC	-	0.060		
L	0.115	0.150	2.92	3.81
<b>CerDIP (8-Pin)</b>				
A	-	0.200	-	5.08
A1	0.015	0.070	0.38	1.78
b	0.014	0.023	0.36	0.58
B2	0.038	0.065	0.97	1.65
C	0.008	0.015	0.20	0.38
D	-	0.405	-	10.29
D1	0.005	-	0.13	-
E	0.290	0.320	7.37	8.13
E1	0.220	0.310	5.59	7.87
e	0.100		2.54	
L	0.125	0.200	3.18	5.08
<b>SO (8-Pin) **</b>				
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
B	0.013	0.020	0.33	0.51
C	0.007	0.010	0.19	0.25
e	0.050		1.27	
E	0.150	0.157	3.80	4.00
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27
D	0.189	0.197	4.80	5.00

October 2003



**ASM690A / 692A**  
**ASM802L / 802M**  
**ASM805L**

rev 1.0

**Ordering Information**

Part Number	Reset Threshold (V)	Temperature Range (°C)	Pins-Package
<b>ASM690A</b>			
ASM690ACPA	4.5 TO 4.75	0 TO +70	8-Plastic DIP
ASM690ACSA	4.5 TO 4.75	0 TO +70	8-SO
ASM690AC/D	4.5 TO 4.75	25	DICE
ASM690AEPA		-40 TO +85	8-Plastic DIP
ASM690AESA	4.5 TO 4.75	-40 TO +85	8-SO
ASM690AMJA	4.5 TO 4.75	Contact Factory	8-Cer DIP
<b>ASM692A</b>			
ASM692ACPA	4.25 TO 4.50	0 TO +70	8-Plastic DIP
ASM692ACSA	4.25 TO 4.50	0 TO +70	8-SO
ASM692AC/D	4.25 TO 4.50	25	DICE
ASM692AEPA	4.25 TO 4.50	-40 TO +85	8-Plastic DIP
ASM692AESA	4.25 TO 4.50	-40 TO +85	8-SO
ASM692AMJA	4.25 TO 4.50	Contact Factory	8-Cer DIP
<b>ASM802L</b>			
ASM802LCPA	4.5 TO 4.75	0 TO +70	8-Plastic DIP
ASM802LCSA	4.5 TO 4.75	0 TO +70	8-SO
ASM802LAEPA	4.5 TO 4.75	-40 TO +85	8-Plastic DIP
ASM802LESA	4.5 TO 4.75	-40 TO +85	8-SO
<b>ASM802M</b>			
ASM802MCPA	4.25 TO 4.50	0 TO +70	8-Plastic DIP
ASM802MCSA	4.25 TO 4.50	0 TO +70	8-SO
ASM802MEPA	4.25 TO 4.50	-40 TO +85	8-Plastic DIP
ASM802MESA	4.25 TO 4.50	-40 TO +85	8-SO
<b>ASM805L</b>			
ASM805LCPA	4.5 TO 4.75	0 TO +70	8-Plastic DIP
ASM805LCSA	4.5 TO 4.75	0 TO +70	8-SO
ASM805LC/D	4.5 TO 4.75	25	DICE
ASM805LEPA	4.5 TO 4.75	-40 TO +85	8-Plastic DIP
ASM805LESA	4.5 TO 4.75	-40 TO +85	8-SO
ASM805LMJA	4.5 TO 4.75	Contact Factory	8-Cer DIP

October 2003



ASM690A / 692A  
ASM802L / 802M  
ASM805L

---

---

rev 1.0



Alliance Semiconductor Corporation  
2575, Augustine Drive,  
Santa Clara, CA 95054  
Tel: 408 - 855 - 4900  
Fax: 408 - 855 - 4999  
[www.alsc.com](http://www.alsc.com)

Copyright © Alliance Semiconductor  
All Rights Reserved  
Part Number: ASM690A / 692A  
ASM802L / 802M  
ASM805L  
Document Version: 1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.