ChipFind - документация

Электронный компонент: UTCLAG665F

Скачать:  PDF   ZIP
UTC LAG665F
LINEAR INTEGRATED CIRCUIT
UTC
UNISONIC TECHNOLOGIES CO., LTD.
1
QW-R110-013,A
RADIO AND CASSETTE RECORDER
CIRCUIT
DESCRIPTION
The UTC LAG665F is a monolithic integrated circuit,
designed for portable radio cassette.
FEATURES
*1-Chip stereo tape recorder with motor speed controller.
*Operating supply voltage range: Vcc=2~5V
*Good volume control
SOP-28
BLOCK DIAGRAM
Pre Amp
Power Amp
Power
Amp
Pre Amp
1/2 Vcc
Power Amp
Motor
Control
8
28
3
4
5
1/2 Vcc
1
2
Attenuator
V/I
Attenuator
6
7
25
24
23
22
21
19
20
18
14
17
16
15
13
9
11
10
12
26
27
Bias
Control
UTC LAG665F
LINEAR INTEGRATED CIRCUIT
UTC
UNISONIC TECHNOLOGIES CO., LTD.
2
QW-R110-013,A
PIN CONFIGURATION
V
BPRE
1IN+
1IN-
INF
PRF
IOUT
PRE
ATT1
CON
VOL
V
REF
1OUT
P
GND
P
V
BP
GND
MD
V
CON
MO
ON
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
24
25
23
22
21
20
19
18
17
16
15
GND
PRE
2IN+
2IN-
2NF
PRE
2OUT
PRE
ATT2
PRE
OFF
V
CCPRE
2OUT
P
MO
OFF
V
CCMO
CON
T
CON
S
V
CC
PIN NO.
SYMBOL
DESCRIPTION
PIN NO.
SYMBOL
DESCRIPTION
1
V
BPRE
Pre Amp Bias Voltage
15
CON
S
Speed Control
2
1 IN+
Channel 1 " +" Input
16
CON
T
Torqul Control
3
1 IN -
Channel 1 " -" Input
17
V
CCMO
Motor Power Control
4
1 NF
PRE
Feedback 1
18
MO
OFF
Motor Forced Stop
5
1 OUT
PRE
Pre Amp Output 1
19
2 OUT
P
Power Amp Output 2
6
ATT 1
Attenuator 1
20
V
CC
Supply Voltage
7
CON
VOL
Volume Control
21
V
CCPRE
Supply Voltage
8
V
REF
Reference Voltage
22
PRE
OFF
Pre Amp Off
9
1 OUT
P
Power Amp Output 1
23
ATT 2
Attenuator 2
10
GND
P
Power GND
24
2 OUT
PRE
Pre Amp Output 2
11
V
BP
Power Amp Bias
Voltage
25
2 NF
PRE
Feedback 2
12
GND
MD
Motor GND
26
2 IN-
Channel 2 " -" Input
13
V
CON
Motor Control Voltage
27
2 IN+
Channel 2 " +" Input
14
MO
ON
Motor Forced Start
28
GND
PRE
Pre GND
UTC LAG665F
LINEAR INTEGRATED CIRCUIT
UTC
UNISONIC TECHNOLOGIES CO., LTD.
3
QW-R110-013,A
ABSOLUTE MAXIMUM RATINGS
(Ta=25
C)
PARAMETER
SYMBOL
VALUE
UNIT
Supply Voltage
Vcc
-0.3~+7.5
V
Power Dissipation
Pd
450
mW
Operating Voltage
Vop
2~5
V
Operating Temperature
Topr
-20~+65
C
Storage Temperature
Tstg
-40~+125
C
ELECTRICAL CHARACTERISTICS
(Ta=25
C,Vcc=3V, f=1kHz, RL=16
, unless otherwise specified)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Supply Current
Icc
Vin=0V, I
M
=0mA
18
25
mA
PRE-AMPLIFIER
Open Loop Gain
Gvo
Vo=-10dBm, RL=
72
dB
Close Loop Gain
Gvc
Vo=-10dBm
40
42
44
dB
Maximum Output Voltage
Vom
THD=10%
0.45
0.6
Vrms
Total Harmonic Distortion
THD
Vout=100mVrms
0.05
0.5
%
Output Noise Voltage
Von
Vin=0, Rg=2.2k,
BPF(30~20k)
150
300
Vrms
Input Impedance
Zin
Vout=-10dBm
18
22
k
Cross Talk between CH
CT
Rg=2.2k, Vout=-10dBm
30
dB
Pre Amp
Output Voltage when Pre-Off
Vooff
Vin=100mVrms
-50
dB
Output Impedance when Pre-Off
Rooff
10
k
Input Impedance when Pre-Off
Rioff
10
K
Attenuator
Maximum Input Voltage
Vimax
0.2
Vrms
Maximum Attenuation
Vamax
Vcont=Min
66
dB
Attenuation Error
Vaerr
Vcont=Max
0
dB
Input Impedance
Zia
15
20
k
Control Ternimal Input
Impedance
Zicot
100
k
Power Amplifier
Voltage Gain
GV
Pout=5mW
26
28
30
dB
Channel Voltage Difference
GV
Vcont=Max
0
3
dB
Maximum Output Power I
Pom 1
THD=10%, RL=32
20
28
mW
Maximum Output Power II
Pom 2
THD=10%, RL=16
30
mW
Total Harmonic Distortion
THD
Pout=5mW
0.2
2
%
Cross Talk between CH
CT
Pout=5mW
20
30
dB
Output Noise Voltage
Von
Rg=2.2k, Vcont=Min
0.25
1
mVrms
Ripple Rejection
RR
Vcc=3V, 100Hz, 100mVp-p
34
40
dB
Pre + Pulse Boost + Power
Noise
Vnto
Vin=0V, Rg=2.2k,
Vcont=Max*
6
9
mVrms
Motor *Vcc=3V, Im=100mA
Current Consumption
IMC
3
5
mA
Starting Current
IMS
500
mA
Reference Voltage
Vref
Pin 15~Pin 16
0.72
0.8
0.87
V
UTC LAG665F
LINEAR INTEGRATED CIRCUIT
UTC
UNISONIC TECHNOLOGIES CO., LTD.
4
QW-R110-013,A
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Reference Voltage Change I
Vref 1
Vcc=2.1~5V
0.05
%/V
Reference Voltage Change II
Vref 2
Im=25~250mA
0.01
%/mA
Reference Voltage Change III
Vref 3
Ta=-10~50
C
0.01
%/
C
Current Factor
K
32
38
43
Current Factor Change I
K 1
Vcc=2.1~5V
0.5
%/V
Current Factor Change II
K 2
Im=25~250mA
0.05
%/mA
Current Factor Change III
K 3
Ta=-10~50
C
0.02
%/
C
Saturation Voltage at Forced ON
VCEsa
IM=200mA, Pin 14=Vcc
0.6
V
Input Impedance at Forced ON
Pin
Rion
5.6
K
Leakage Current at Forced OFF
IML
200
A
Input Impedance at Forced OFF
Pin
Ricon
33
K
TEST CIRCUIT
NOTE1 :
SW12,SW12
R1,R' =33k
R2,R2' =5.1k
R3,R3' =200k
R2,R2,=5.1k
C1,C' =0.1
F
NOTE2 :
See figure 1 for SW
UTC LAG665F
LINEAR INTEGRATED CIRCUIT
UTC
UNISONIC TECHNOLOGIES CO., LTD.
5
QW-R110-013,A
FIGURE 1
Item
Symbol
SW No.
TEST CONDITION
1
2
3,3'
4
5
6
7
8
9
10
11
Vcc=3V,f=1kHz,RL=16
AMP
Supply Current
Icc
c
c
a
b
b
a
b
b
b
a
a
Close Loop Gain
Gvc
b
b
b
b
b
a
b
b
b
a
a
Im=0mA
Maximum Output Voltage
Vom
b
b
b
b
b
a
b
b
b
a
a
Vo=244mV
Total Harmonic Distortion
THD
b
b
b
b
b
a
b
b
b
a
a
Vo=400mV
Output Noise Voltage
Von
c
c
b
b
b
a
b
b
b
a
a
B.P.F.(30-20kHz)
Cross Talk between CH
CT
b/
c
c/
b
b
b
b
a
b
b
b
a
a
Vo=244mV
Output Voltage when Pre-
Off
Vooff
b
b
b
a
b
a
b
b
b
a
a
Vin=100mV
Attenuator
Maximum Input Voltage
Vimax
a
a
a
a
b
a
b
b
b
a
a
Vr=Min, THD=10%,
Maximum Attenuation
Vamax
a
a
a
a
b
a
b
b
b
a
a
Power AMP
Voltage Gain
GV
a
a
a
a
b
a
b
b
b
a
a
Pout=5mV
Channel Voltage Difference
GV
a
a
a
a
b
a
b
b
b
a
a
V
R
=MAX
Maximum Output Power I
Pom 1
a
a
a
a
b
b
a
b
b
a
a
R
L
=32
,THD=10%
Maximum Output Power II
Pom 2
a
a
a
a
b
a
b
b
b
a
a
R
L
=16
,THD=10%