--1--
E94X27C1Y-TE
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
Absolute Maximum Ratings (Ta=25C)
Supply voltage
V
CC
7
V
Operating temperature Topr
20 to +75
C
Storage temperature
Tstg
65 to +150
C
Allowable power dissipation
P
D
960
mW
Operating Conditions
Supply voltage
V
CC
50.5
V
Operating temperature Topr
20 to +75
C
Description
The CXA1875AP/AM is developed as a 8-bit 5 ch
D/A converter compatible with I
2
C bus.
Features
Serial control through I
2
C bus
5 channels of 8-bit D/A converter
4 built-in general purpose I/O ports (Digital I/O)
I/O can be specified to respective ports
independently
Selection of 8 slave addresses possible through
address select pins (3 pins)
Applications
I
2
C bus can control ICs that do not correspond to
I
2
C bus by connecting the DC control pins of them.
Structure
Bipolar silicon monolithic IC
8-bit D/A Converter Compatible with I
2
C Bus
CXA1875AP/AM
16 pin DIP (Plastic)
16 pin SOP (Plastic)
--2--
CXA1875AP/AM
Pin Configuration (Top View)
Block Diagram
16
15
14
13
12
9
10
11
3
4
5
6
7
8
2
1
SW1
SW0
DAC4
DAC3
DAC2
DAC1
DAC0
GND
V
CC
SCL
SDA
SAD2
SAD1
SAD0
SW3
SW2
I
2
C bus
Slave address select pin
SW I/O
SW I/O
DAC output
SAD2 SAD1 SAD0
LATCH
DAC
AMP
DAC4
LATCH
DAC
AMP
DAC3
LATCH
DAC
AMP
DAC2
LATCH
DAC
AMP
DAC1
LATCH
DAC
AMP
DAC0
V
CC
Power
on
Reset
Level
Conv-
ersion
I
2
C BUS
SDA
SCL
Level
Conversion
LATCH
Level
Conversion
SW0-3
Open collector
I
2
C Decoder
V
CC
REG
GND
--3--
CXA1875AP/AM
Pin Description
Electrical Characteristics (Ta=25 C, V
CC
=5 V)
D/A Converter Block
No.
Item
Symbol
Test
Test contents
Min. Typ. Max. Unit
circuit
6
9
12
mA
1
Circuit current
I
CC
1
DAC 0 to 4=127
1
0
+1
LSB
0.1
0.4
0.7
V
4.3
4.6
4.9
V
1
+1
mA
0
3
6
2
3
4
5
6
Differential
linearity
Minimum output
voltage
Maximum
output voltage
Output current
Output
impedance
DLE
Vmin
Vmax
Iout
Z
0
1
1
1
2
2
V(DAC0 to 4=n+1)V(DAC0 to 4=N)
1281
V(DAC0 to 4=191)V(DAC0 to 4=63)
n=0 to 127
DAC 0 to 4=0
DAC 0 to 4=255
Current that can be flowed from Pins 3
to 7
DAC 0 to 4=127,
V(1 mA) V(1 mA)
2 mA
No.
Symbol
Equivalent circuit
Description
I/O pin for general purpose I/O port
V
IL
max: 1.5 V
V
IH
min: 3 V
V
OL
max: 0.4 V
SDA I/O pin for I
2
C bus
D/A converter output pin
GND pin
Slave address input pin
Input at positive logic
V
IL
max: 1.5 V
V
IH
min: 3 V
Power supply pin
V
CC
150
4.5k
V
CC
56
V
CC
20k
20k
22k
V
CC
150
4.5k
V
CC
1
2
9
10
14
15
3
4
5
6
7
8
11
12
13
16
SW1
SW0
SW2
SW3
SDA
SCL
DAC4
DAC3
DAC2
DAC1
DAC0
GND
SAD0
SAD1
SAD2
V
CC
--4--
CXA1875AP/AM
SW, SAD Pins
No.
Item
Symbol
Min. Typ. Max. Unit
3.0
--
5.0
V
0
--
1.5
V
--
--
10
A
--
--
10
A
0
--
0.4
V
3
--
--
mA
--
--
10
pF
0
--
100
kHz
4.7
--
--
s
4.0
--
--
s
4.7
--
--
s
4.0
--
--
s
4.7
--
--
s
5
--
--
s
250
--
--
ns
--
--
1
s
--
--
300
ns
4.7
--
--
s
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
High level input voltage
Low level input voltage
High level input current
Low level input current
Low level output voltage
At 3 mA flow to SDA (Pin 14)
Maximum flowing current
Input capacitance
Maximum clock frequency
Data change minimum waiting time
Data transfer start minimum waiting time
Low level clock pulse width
High level clock pulse width
Minimum start preparation waiting time
Minimum data hold time
Minimum data preparation time
Rise time
Fall time
Minimum stop preparation waiting time
V
IH
V
IL
I
IH
I
IL
V
OL
I
OL
C
I
f
SCL
t
BUF
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R
t
F
t
SU:STO
I
2
C bus load conditions: Pull up resistance 4 k
(Connected to +5 V)
Load capacitance 200 pF (Connected to GND)
No.
Item
Symbol
Text
Test contents
Min. Typ. Max. Unit
circuit
--
--
1.5
V
3.0
--
--
V
10
0
+10
A
10
0
+10
A
0
0.2
0.4
V
7
8
9
10
11
Low level input
voltage
High level input
voltage
Low level input
current
High level input
current
Low level input
voltage
V
IL
V
IH
I
IL
I
IH
V
OL
3
3
3
3
4
ST 0 to 3 an input voltage that turns to `0'
ST 0 to 3 an input voltage that turns to `1'
Input current when 0.4 V is applied
Input current when 4.5 V is applied
SW 0 to 3=1, Output voltage when 1 mA
flows in
I
2
C Bus Block Items (SDA, SCL)
--5--
CXA1875AP/AM
I
2
C Bus Control Signal
Electrical Characteristics Test Circuit
Test circuit 1
Test circuit 2
Test circuit 3
Test circuit 4
t
BUF
SCL
SDA
P
S
t
HD:STA
t
LOW
t
R
t
HD:DAT
t
F
t
HIGH
t
SU:DAT
Sr
t
HD:STA
t
SU:STA
P
t
SU:STO
I
2
C BUS
A
0.022
+5V
10
5V
100p
100p
100p
100p
100p
V
3
4
5
6
7
8
2
1
16
15
14
13
12
9
10
11
I
2
C BUS
A
0.022
10
100p
3
4
5
6
7
8
2
1
100p
100p
100p
100p
V
+5V
16
15
14
13
12
9
10
11
1mA
I
2
C BUS
0.022
10
+5V
V
4
16
15
14
13
12
9
10
11
A
3
4
5
6
7
8
2
1
1.5 V (No. 7)
3.0 V (No. 8)
0.4 V (No. 9)
4.5 V (No. 10)
V
4
=
I
2
C BUS
0.022
10
+5V
1mA
3
4
5
6
7
8
2
1
15
14
13
12
9
10
11
16
V
PDF 
ZIP