ST
Sitronix
ST2503
Notice: Products and specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
Dot Matrix LCD Driver
80 SEGMENT
Ver 1.0
1/9
2002-Aug-22
1
1
.
.
F
F
e
e
a
a
t
t
u
u
r
r
e
e
s
s
Number of LCD segment drives: 80 (40x2)
Supply voltage for LCD drive: 12.0 V Max.
Supply voltage for the logic system: +2.4 to +5.5 V
Low power consumption
Low output impedance
1-bit serial data input
Interface with ST2100/ST22XX
LCD controller
Support cascade function to drive large size and high
resolution panels
Shift to left or right options for different glass layout
2
2
.
.
G
G
e
e
n
n
e
e
r
r
a
a
l
l
D
D
e
e
s
s
c
c
r
r
i
i
p
p
t
t
i
i
o
o
n
n
The ST2503 is a dot matrix segment LCD driver LSI that is
fabricated by advanced low power CMOS silicon gate
technology. It is suitable for driving various small/medium
scale and different display resolution LCD panels, and is
useful for personal equipments or other consumer
applications. This chip consists of two 40-bit shift register,
data latch, and 4-level driver. It converts serial data, which
is received from LCD controller (ex: ST2100/ST22XX) to
parallel data and outputs LCD driving waveform to the LCD
panel. This LSI can drive a variety of LCD panels because
of the cascade capability, and also the flexibility of bias
voltages which are provided externally.
3
3
.
.
P
P
a
a
d
d
D
D
i
i
a
a
g
g
r
r
a
a
m
m
Sitronix ST2503
Ver 1.0
2/9
2002-Aug-22
4
4
.
.
B
B
l
l
o
o
c
c
k
k
D
D
i
i
a
a
g
g
r
r
a
a
m
m
5
5
.
.
F
F
u
u
n
n
c
c
t
t
i
i
o
o
n
n
D
D
e
e
s
s
c
c
r
r
i
i
p
p
t
t
i
i
o
o
n
n
5.1 Pin
Description
Pin Number Designation I/O
Description
96,1~39,40~79 SEG1~SEG80 O LCD
segment
drives
80
VEE
I
Power supply for LCD drives
81~84
V5,V0,V3,V2
I
Inputs for external power supply for LCD drives
85 GND
P
Ground
86
LOAD
I
Latch pulse of two 40-bit display data latch.
87
SHL1
I
Direction control of first 40-bit shift register
88
SHL2
I
Direction control of second 40-bit shift register
89
VDD
P
Power supply for logic circuit
90 CP
I
Clock pulse input pin for two 40-bit shift registers. Data is shifted at falling edge of
clock. Connect to LCD pixel clock for LCD segment data
91,92 DL1,DR1
I/O
If SHL1=0 data is inputted from DL1 and then outputted to DR1
If SHL1=1 data is inputted from DR1 and then outputted to DL1
93,94 DL2,DR2
I/O
If SHL2=0 data is inputted from DL2 and then outputted to DR2
If SHL2=1 data is inputted from DR2 and then outputted to DL2
95
AC
I
Alternating signal input for LCD drive waveform
Note: P=power pin, I=input pin, O=output pin
5.2 Output Voltage Level
All 80 bit latched data directly map to driver outputs
SEG1~SEG80. Each has a 4-level voltage driver. One of 4
levels is outputted according to the combination of latched
data, and the alternating signal (AC). The relation is shown in
TABLE 5-1 .
TABLE 5-1 Driver Output Levels
Data
AC
Output Levels
H V5
Selected ("H")
L V0
H V3
Non-Selected ("L")
L V2
Sitronix ST2503
Ver 1.0
3/9
2002-Aug-22
5.3 Operation
Timing
AC
LOAD
CP
SEG1
ROW N-1
ROW N
ROW N+1
Data
ROW N
ROW N+1
1
2
3
4
5
6
m
1
2
m
1
2
3
4
5
6
m
1
2
m
m-1
m-1
FIGURE 5-1 Driver Timing 1
FIGURE 5-2 Driver Timing 2
CL2
Data in
(DL1, DL2)
(DR1, DR2)
Data out
(DL1, DL2)
(DR1, DR2)
CL1
M
V
IH
V
IL
T
R
T
WCKH
T
F
T
WCKL
T
DH
T
SU
T
D
V
OH
V
OL
T
SL
T
LS
T
LS
T
WCKH
T
R
T
SU
Sitronix ST2503
Ver 1.0
4/9
2002-Aug-22
6
6
.
.
E
E
l
l
e
e
c
c
t
t
r
r
i
i
c
c
a
a
l
l
C
C
h
h
a
a
r
r
a
a
c
c
t
t
e
e
r
r
i
i
s
s
t
t
i
i
c
c
s
s
6.1 Absolute
Maximum
Ratings*
Logic power supply voltage ------------------ -0.3V to +7.0V
LCD power supply voltage (VCC-VEE) -------0V to +12.0V
Input Voltage--------------------------------- - 0.3V to V
DD
+0.3V
Operating Ambient Temperature --------- -20
C to +75C
Storage Temperature ---------------------- -55
C to +125C
6.2 DC Electrical Characteristics
Standard operation conditions: VCC
= 3.0V, GND = 0V, T
A
= 25
C, unless otherwise specified
Parameter
Symbol
Min.
Max.
Unit
Condition
Applicable Pins
Operating Voltage
VCC 2.4 5.5 V
Driver Supply Voltage VCC-VEE
3
11
V
Operating Current
I
OP
300
A f
CP
= 400 KHz
Standby Current
I
SB
2
A
Input High Voltage
V
IH
0.7VCC
VCC V
Input Low Voltage
V
IL
GND 0.3VCC V
LOAD, AC, DL1, DR1, DL2,
DR2, SHL1, SHL2
Output low voltage
V
OL
0.4
V
I
OL
= 400 A
Output high voltage
V
OH
VCC-0.4 V
I
OH
= -400 A
6.3 AC Electrical Characteristics
Standard operation conditions: VCC
= 3.0V, GND = 0V, T
A
= 25
C, unless otherwise specified
Parameter
Symbol
Min.
Max.
Unit
Condition
Operating Voltage
VCC 2.4 5.5
V
Driver Supply Voltage
VCC-VEE
3
11
V
Operating Current
I
OP
300
A f
CP
= 400 KHz
Standby Current
I
SB
2
A
Input High Voltage
V
IH
0.7VCC VCC
V
Input Low Voltage
V
IL
GND 0.3VCC V
Output low voltage
V
OL
0.4 V
I
OL
= 400 A
Output high voltage
V
OH
VCC-0.4
V I
OH
= -400 A
*Notice: Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device. These
are stress ratings only. Functional operation of this device at
these or any other conditions above those indicated in the
operational sections of this specification is not implied or
intended. Exposed to the absolute maximum rating conditions
for extended periods may affect device reliability.
Sitronix ST2503
Ver 1.0
5/9
2002-Aug-22
7
7
.
.
A
A
p
p
p
p
l
l
i
i
c
c
a
a
t
t
i
i
o
o
n
n
C
C
i
i
r
r
c
c
u
u
i
i
t
t
s
s
7.1 1/48 duty, 112 segments, 4X set-up
R1
R1
R2
R1
R1
R11
C1
C1
C1
C1
LCD PANEL
COM1
COM48
SEG1
SEG32
SEG33
SEG112
C1
C1
CONTROLLER
(ST2100/ST22XX)
FL
M
C1
ST2503
U2
VCC
SEG1
SEG41
......
V2
V3
V5
AC
LO
A
D
CP
DL
2
DA
T
A
O
U
T
PO
F
F
BL
A
N
K
LO
A
D
AC
CP
112 SEG x 48 COM
......
......
......
SHL1
SHL2
GND
Note: 1. C1= 0.1uF ~ 1.0 uF, depends on the size of LCD panel.
2. R11 is for the compensation of cross talk, and is about 5 times of R1 or less.
3. All should be connected together even if voltage converter is not used.
POFF
4.Substrate connect to VCC.
DR
2
DR
1
DL
1
SEG72
......
SEG73
SEG80
......
SEG40
V0
POFF
POFF
POFF
VEE
C1
C1
C1
ST2501
U1
VCC
CAP1+
CAP1-
CAP2+
CAP2-
O33
O1
......
V1
V2
V3
V4
V5
CAP3-
AC
LO
A
D
CP
CK
P
PO
F
F
BL
A
N
K
DI
N
GND, GND2
COM/SEG
MODE
DO
U
T
/
F
L
M
C1
POFF
O32
......
O80
FIGURE 7-1 Application Circuit 1
PDF 
ZIP