ST
Sitronix
ST2502
Notice: Products and specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
Dot Matrix LCD Driver
40 SEGMENT
Ver 1.1
1/7
2003-Aug-18
1
1
.
.
F
F
e
e
a
a
t
t
u
u
r
r
e
e
s
s
Number of LCD segment drives: 40 (20x2)
Supply voltage for LCD drive: 12.0 V Max.
Supply voltage for the logic system: +2.4 to +5.5 V
Low power consumption
Low output impedance
1-bit serial data input
Interface with ST2100/ST22XX
LCD controller
Support cascade function to drive large size and high
resolution panels
Shift to left or right options for different glass layout
2
2
.
.
G
G
e
e
n
n
e
e
r
r
a
a
l
l
D
D
e
e
s
s
c
c
r
r
i
i
p
p
t
t
i
i
o
o
n
n
The ST2502 is a dot matrix segment LCD driver LSI that is
fabricated by advanced low power CMOS silicon gate
technology. It is suitable for driving various small/medium
scale and different display resolution LCD panels, and is
useful for personal equipments or other consumer
applications. This chip consists of two 20-bit shift register,
data latch, and 4-level driver. It converts serial data, which
is received from LCD controller (ex: ST2100/ST22XX) to
parallel data and outputs LCD driving waveform to the LCD
panel. This LSI can drive a variety of LCD panels because
of the cascade capability, and also the flexibility of bias
voltages which are provided externally.
3
3
.
.
P
P
a
a
d
d
D
D
i
i
a
a
g
g
r
r
a
a
m
m
Sitronix ST2502
Ver 1.1
2/7
2003-Aug-18
4
4
.
.
B
B
l
l
o
o
c
c
k
k
D
D
i
i
a
a
g
g
r
r
a
a
m
m
5
5
.
.
F
F
u
u
n
n
c
c
t
t
i
i
o
o
n
n
D
D
e
e
s
s
c
c
r
r
i
i
p
p
t
t
i
i
o
o
n
n
5.1 Pin
Description
Pin Number Designation I/O
Description
1
VEE
I
Power supply for LCD drives
2
LOAD
I
Latch pulse of two 40-bit display data latch.
3 CP
I
Clock pulse input pin for two 40-bit shift registers. Data is shifted at falling edge of
clock. Connect to LCD pixel clock for LCD segment data
4 GND
P
Ground
5,6 DL1,DR1
I/O
If SHL1=0 data is inputted from DL1 and then outputted to DR1
If SHL1=1 data is inputted from DR1 and then outputted to DL1
7,8 DL2,DR2
I/O
If SHL2=0 data is inputted from DL2 and then outputted to DR2
If SHL2=1 data is inputted from DR2 and then outputted to DL2
9
AC
I
Alternating signal input for LCD drive waveform
10
SHL1
I
Direction control of first 20-bit shift register
11
SHL2
I
Direction control of second 20-bit shift register
12
MODE
I
Connect to GND for normal operation
13~18
V5,V0,V3,
V2,V1,V4
I
Inputs for external power supply for LCD drives
19~52,54~59 SEG1~SEG40 O LCD segment drives
53
VCC
P
Power supply for logic circuit
Note: P=power pin, I=input pin, O=output pin
Sitronix ST2502
Ver 1.1
3/7
2003-Aug-18
5.2 Output Voltage Level
All 40 bit latched data directly map to driver outputs
SEG1~SEG40. Each has a 4-level voltage driver. One of 4
levels is outputted according to the combination of latched
data, and the alternating signal (AC). The relation is shown in
TABLE 5-1 .
TABLE 5-1 Driver Output Levels
Data
AC
Output Levels
H V5
Selected ("H")
L V0
H V3
Non-Selected ("L")
L V2
5.3 Shift Register Direction Control
SHL1 = GND
SHL2 = GND
SHL1 = VCC
SHL2 = VCC
5.4 Operation
Timing
AC
LOAD
CP
SEG1
ROW N-1
ROW N
ROW N+1
Data
ROW N
ROW N+1
1
2
3
4
5
6
m
1
2
m
1
2
3
4
5
6
m
1
2
m
m-1
m-1
FIGURE 5-1 Driver Timing 1
Sitronix ST2502
Ver 1.1
4/7
2003-Aug-18
FIGURE 5-2 Driver Timing 2
CL2
Data in
(DL1, DL2)
(DR1, DR2)
Data out
(DL1, DL2)
(DR1, DR2)
CL1
M
V
IH
V
IL
T
R
T
WCKH
T
F
T
WCKL
T
DH
T
SU
T
D
V
OH
V
OL
T
SL
T
LS
T
LS
T
WCKH
T
R
T
SU
Sitronix ST2502
Ver 1.1
5/7
2003-Aug-18
6
6
.
.
E
E
l
l
e
e
c
c
t
t
r
r
i
i
c
c
a
a
l
l
C
C
h
h
a
a
r
r
a
a
c
c
t
t
e
e
r
r
i
i
s
s
t
t
i
i
c
c
s
s
6.1 Absolute Maximum Ratings*
Logic power supply voltage ------------------ -0.3V to +7.0V
LCD power supply voltage (VCC-VEE) -------0V to +12.0V
Input Voltage--------------------------------- - 0.3V to V
DD
+0.3V
Operating Ambient Temperature --------- -20
C to +75C
Storage Temperature ---------------------- -55
C to +125C
6.2 DC Electrical Characteristics
Standard operation conditions: VCC
= 3.0V, GND = 0V, T
A
= 25
C, unless otherwise specified
Parameter
Symbol
Min.
Max.
Unit
Condition
Applicable Pins
Operating Voltage
VCC
2.4
5.5
V
Driver Supply Voltage VCC-VEE
3
11
V
Operating Current
I
OP
300
A f
CP
= 400 KHz
Standby Current
I
SB
2
A
Input High Voltage
V
IH
0.7VCC
VCC V
Input Low Voltage
V
IL
GND
0.3VCC
V
LOAD, AC, DL1, DR1, DL2,
DR2, SHL1, SHL2
Output low voltage
V
OL
0.4
V
I
OL
= 400 A
Output high voltage
V
OH
VCC-0.4 V
I
OH
= -400 A
6.3 AC Electrical Characteristics
Standard operation conditions: VCC
= 3.0V, GND = 0V, T
A
= 25
C, unless otherwise specified
Parameter
Symbol
Min.
Max.
Unit
Condition
Operating Voltage
VCC
2.4
5.5
V
Driver Supply Voltage
VCC-VEE
3
11
V
Operating Current
I
OP
300
A f
CP
= 400 KHz
Standby Current
I
SB
2
A
Input High Voltage
V
IH
0.7VCC VCC
V
Input Low Voltage
V
IL
GND 0.3VCC V
Output low voltage
V
OL
0.4 V
I
OL
= 400 A
Output high voltage
V
OH
VCC-0.4
V I
OH
= -400 A
*Notice: Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device. These
are stress ratings only. Functional operation of this device at
these or any other conditions above those indicated in the
operational sections of this specification is not implied or
intended. Exposed to the absolute maximum rating conditions
for extended periods may affect device reliability.
Sitronix ST2502
Ver 1.1
6/7
2003-Aug-18
7
7
.
.
A
A
p
p
p
p
l
l
i
i
c
c
a
a
t
t
i
i
o
o
n
n
C
C
i
i
r
r
c
c
u
u
i
i
t
t
s
s
7.1 1/32 duty, 88 segments, 3X set-up
R1
R1
R2
R1
R1
R11
C1
C1
C1
C1
C1
C1
C1
ST2501
U1
LCD PANEL
VCC
CAP1+
CAP1-
CAP2+
CAP2-
COM1
COM32
SEG1
SEG48
SEG49
SEG88
C1
C1
CONTROLLER
(ST2100/ST22XX)
FL
M
O49
O80
O48
O1
......
C1
ST2502
U2
VCC
O1
O40
......
V1
V2
V3
V4
V5
CAP3-
V2
V3
V5
AC
LO
A
D
CP
CKP
PO
F
F
BL
A
N
K
DI
N
AC
LO
A
D
CP
DL
2
DA
T
A
O
U
T
PO
F
F
BL
A
N
K
LO
A
D
AC
CP
88 SEG x 32 COM
......
......
......
......
GND, GND2
COM/SEG
MODE
SHL1
SHL2
GND
DO
UT
/
F
L
M
Note: 1. C1= 0.1uF ~ 1.0 uF, depends on the size of LCD panel.
2. R11 is f or the compensation of cross talk, and is about 5 times of R1 or less.
3. All should be connected together even if voltage converter is not used.
POFF
4.Substrate connect to VCC.
DR2
DR1
DL
1
SEG68
......
SEG69
O21
......
O20
V0
POFF
POFF
POFF
POFF
VEE
MODE
V1
V4
FIGURE 7-1 Application Circuit 1
Sitronix ST2502
Ver 1.1
7/7
2003-Aug-18
8
8
.
.
P
P
a
a
d
d
C
C
e
e
n
n
t
t
e
e
r
r
C
C
o
o
o
o
r
r
d
d
i
i
n
n
a
a
t
t
e
e
s
s
Chip size: 2310m x 1830m
Coordinate: Pad center (m)
Origin: Chip center
Pad pitch: 120m~130m
Substrate connection: VCC
Unit:
m
Pin No.
Name
X
Y
Pin No.
Name
X
Y
1 VEE -1045 -670 31
SEG28
1040 800
2 LOAD -1040 -805 32
SEG27 910
805
3 CP -910 -805 33
SEG26
780 805
4 GND -780 -805 34
SEG25 660 805
5 DL1 -660 -805 35
SEG24 540 805
6 DR1 -540 -805 36
SEG23
420 805
7 DL2 -420 -805 37
SEG22 300 805
8 DR2 -300 -805 38
SEG21
180 805
9 AC -180 -805 39
SEG20 60 805
10 SHL1 -60 -805 40
SEG19 -60
805
11 SHL2 60 -805 41
SEG18 -180
805
12 MODE 180 -805 42 SEG17 -300
805
13 V5 300 -805 43
SEG16
-420 805
14 V0 420 -805 44
SEG15
-540 805
15 V3 540 -805 45
SEG14
-660 805
16 V2 660 -805 46
SEG13
-780 805
17 V1 780 -805 47
SEG12
-910 805
18 V4 910 -805 48
SEG9
-1040 800
19 SEG40 1040 -800 49 SEG10 -1045
670
20 SEG39 1045 -623 50 SEG11 -1045
540
21 SEG38 1045 -488 51 SEG8 -1045
420
22 SEG37 1045 -358 52 SEG7 -1045
300
23 SEG36 1045 -233 53 VCC -1045
180
24 SEG35 1045 -108 54 SEG6 -1045
60
25
SEG30
1045 20 55
SEG5
-1045 -60
26
SEG31
1045 145 56
SEG4
-1045 -180
27
SEG32
1045 270 57
SEG3
-1045 -300
28
SEG33
1045 395 58
SEG2
-1045 -420
29
SEG34
1045 525 59
SEG1
-1045 -540
30 SEG29 1045 655
9
9
.
.
R
R
e
e
v
v
i
i
s
s
i
i
o
o
n
n
s
s
Version 1.1
Add section 5.3 Page 3
Version 1.0
First release
PDF 
ZIP