ChipFind - документация

Электронный компонент: TDA1548TZ

Скачать:  PDF   ZIP

Document Outline

DATA SHEET
Product specification
Supersedes data of 1995 Aug 02
File under Integrated Circuits, IC01
1995 Nov 15
INTEGRATED CIRCUITS
TDA1548T
Bitstream continuous calibration
filter-DAC with headphone driver
and DSP
1995 Nov 15
2
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
FEATURESPRODUCT SPECIFICATION
Easy application
Only first-order analog post-filtering required
Headphone amplifiers and digital filter integrated
Component saving common headphone output
Selectable system clock (SYSCLK) 64f
s
, 256f
s
or 384f
s
16, 18 or 20 bits I
2
S-bus or LSB justified serial input
format
Input pins suitable with 5 V low supply voltage
interfacing
Small package (SSOP28)
Single rail supply (3 V).
High performance
Superior signal-to-noise ratio
Wide dynamic range
Continuous calibration digital-to-analog conversion
combined with noise shaping technique.
Features
Low power dissipation
Digital volume control
Soft mute
Digital tone control (Bass Boost and Treble)
Digital de-emphasis
Analog control of digital sound control functions.
GENERAL DESCRIPTION
The TDA1548T is a dual CMOS digital-to-analog converter
(DAC) with up-sampling filter and noise shaper and
integrated headphone driver featuring unique signal
processing functions. The digital processing features are
of high sound processing quality due to the wide dynamic
range of the bitstream conversion technique.
The TDA1548T supports the I
2
S-bus data input mode with
word lengths of up to 20 bits and the LSB justified serial
data input format with word lengths of 16, 18 or 20 bits.
The clock system is selectable (64f
s
, 256f
s
or 384f
s
) by
means of selection pins. Two cascaded half band filters,
linear interpolator and a sample-and-hold function
increase the oversampling rate from 1f
s
to 64f
s
.
A second-order noise shaper converts this oversampled
data into a bitstream for the 5-bit continuous calibration
DACs.
On board amplifiers convert the output current to a voltage
signal capable of driving a headphone or line output.
The common operational amplifier application eliminates
the need for capacitors.
The TDA1548T has some sound processing functions
which are controllable by a potentiometer. These functions
are volume, bass boost and treble. The flat/min/max
switch can also be controlled by a potentiometer.
The analog values are converted to a digital code, which is
then further translated internally to a set of coefficients for
either volume, bass boost or treble.
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
DESCRIPTION
VERSION
TDA1548T
SO28
plastic small outline package; 28 leads; body width 7.5 mm
SOT136-1
TDA1548TZ
SSOP28
plastic shrink small outline package; 28 leads; body width 5.3 mm
SOT341-1
1995 Nov 15
3
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
QUICK REFERENCE DATA
Notes
1. All V
DD
and V
SS
pins must be connected to the same supply or ground respectively.
2. Measured at input code 00000H and V
DD
= 3 V.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
DD
supply voltage
note 1
2.7
3.0
4.0
V
I
DD
supply current
note 2
-
15
-
mA
V
oFS(rms)
full-scale output voltage
V
DD
= 3 V
0.57
0.64
0.71
V
(THD+N)/S
total harmonic distortion
plus noise as a function of
signal
0 dB signal
-
-
65
-
60
dB
-
0.056
0.1
%
0 dB signal; R
OL
= 5 k
-
-
85
-
78
dB
-
0.006
0.013
%
-
60 dB signal; R
OL
= 32
or R
OL
= 5 k
-
-
35
-
30
dBA
-
1.778
3.162
%
S/N
signal-to-noise ratio
A-weighted;
at code 00000H
90
95
-
dBA
BR
input bit rate at data input
f
sys
= 384f
s
-
48f
s
-
f
sys
= 256f
s
-
64f
s
-
f
sys
= 64f
s
-
64f
s
-
f
sys
system clock frequency
2.048
-
18.432
MHz
TC
FS
full-scale temperature
coefficient at analog
outputs (VOL and VOR)
-
100
10
-
6
-
T
amb
operating ambient
temperature
-
20
-
+70
C
1995 Nov 15
4
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
BLOCK DIAGRAM
Fig.1 Block diagram.
handbook, full pagewidth
16 (4-bit)
CALIBRATED
CURRENT
SOURCES
16 (4-bit)
CALIBRATED
CURRENT
SINKS
LEFT
OUTPUT
SWITCHES
16 (4-bit)
CALIBRATED
CURRENT
SOURCES
16 (4-bit)
CALIBRATED
CURRENT
SINKS
RIGHT
OUTPUT
SWITCHES
REFERENCE
SOURCE
2nd ORDER
NOISE SHAPER
DATA
ENCODER
2nd ORDER
NOISE SHAPER
DATA
ENCODER
8 x OVERSAMPLING
(SAMPLE-AND-HOLD)
8 x OVERSAMPLING
(SAMPLE-AND-HOLD)
LINEAR INTERPOLATOR
FILTER STAGE 2
FILTER STAGE 1
SOUND CONTROL
SERIAL DATA INPUT
SOFT MUTE CONTROL
VOLUME CONTROL
-
+
VOLUME
AND
SOUND
CONTROL
V
DDA
V
DDA
V
SSA
V
SSA
V
SSA
Vref
10
F
OP4
-
+
OP2
-
+
OP3
OP1
6 k
6 k
1 fs
2 fs
4 fs
8 fs
-
+
TIMING
MUTE
DEEM
AD3S
ADVC
ADBB
ADTR
ADref
IF1
IF2
DATA
WS
BCK
13
12
SYSCLK
CLSEL
17
5
MODE0
MODE1
6
11
V
SSD
V
DDD
R
CONV2
10
26
R
CONV1
1.2 k
1.2 k
FILTCR
FILTCL
VOR
1.8 nF
CEXT2
VOL
1.8 nF
CEXT1
27
24
MGC668
14
9
8
7
16
15
22
21
20
19
18
TDA1548T
23
2
28
1
25
3
4
V
SSO
V
SSA
V
DDO
V
DDA
V
COM
1995 Nov 15
5
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
PINNING
SYMBOL
PIN
DESCRIPTION
V
SSO
1
operational amplifier ground
V
COM
2
common output pin
VOL
3
left channel audio voltage output
FILTCL
4
capacitor for left channel first-order
filter function should be connected
between this pin and VOL (pin 3)
MODE0
5
mode 0 selection pin
MODE1
6
mode 1 selection pin
BCK
7
bit clock input
WS
8
word select input
DATA
9
data input
V
DDD
10
digital supply voltage
V
SSD
11
digital ground
SYSCLK
12
system clock 64f
s
, 256f
s
or 384f
s
IF1
13
input format selection 1
IF2
14
input format selection 2
DEEM
15
de-emphasis input (f
s
= 44.1 kHz)
(active HIGH)
MUTE
16
soft-mute input (active HIGH)
CLSEL
17
system clock selection input
AD
ref
18
reference voltage output to
external potentiometer
ADTR
19
analog sense input for treble
setting
ADBB
20
analog sense input for bass boost
setting
ADVC
21
analog sense input for volume
control setting
AD3S
22
3-position switch input for
flat/min/max setting
V
DDA
23
analog supply voltage
V
SSA
24
analog ground
V
ref
25
internal reference voltage
(0.5V
DDA
typ)
FILTCR
26
capacitor for right channel
first-order filter function should be
connected between this pin and
VOR (pin 27)
VOR
27
right channel audio voltage output
V
DDO
28
operational amplifier supply
voltage
Fig.2 Pin configuration.
handbook, halfpage
TDA1548T
MGC669
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
SSO
V
COM
VOL
FILTCL
MODE0
MODE1
BCK
WS
DATA
V
DDD
V
SSD
SYSCLK
IF1
IF2
V
DDO
VOR
FILTCR
V
ref
V
SSA
V
DDA
AD3S
ADVC
ADBB
ADTR
AD
ref
CLSEL
MUTE
DEEM
1995 Nov 15
6
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
FUNCTIONAL DESCRIPTION
The TDA1548T CMOS DAC incorporates an up-sampling
digital filter, a linear interpolator, a noise shaper,
continuous calibrated current sources and headphone
amplifiers. The 1f
s
input data is increased to an
oversampling rate of 64f
s
. This high-rate oversampling,
together with the 5-bit DAC, enables the filtering required
for waveform smoothing and out-of-band noise reduction
to be achieved by simple first-order analog post-filtering.
System clock and data input format
The TDA1548T accommodates slave mode only, this
means that in all applications the system devices must
provide the system clock. The system frequency is
selectable at pins CLSEL, MODE0 and MODE1
(see Table 1).
The TDA1548T supports the following data input modes
(see Table 2):
I
2
S-bus with data word length of up to 20 bits
LSB justified serial format with data word length of 16,
18 or 20 bits.
The input formats are illustrated in Fig.4. Left and right
data-channel words are time multiplexed.
Analog control of digital sound processing features
Digital sound processing settings are controlled via analog
sense inputs that translate an analog voltage from, for
example, a potentiometer wiper to a digital code, which is
then further translated internally to a set of coefficients for
either treble, bass boost or volume.
The analog input value is acquired by an internal 6-bit
ADC, sampling the three input pins ADVC, ADBB and
ADTR and the three-mode selection pin ADS3 (see
Section "Single pin three mode selection") in a multiplexed
fashion. Sampling of the input voltage is performed by a
straight forward technique of linear approximation; from
the starting value of 0 V, an internal linear approximation
voltage is incremented periodically in steps of 1/66th of the
scale, with an internal comparator detecting when the
approximation value oversteps the input value. Tolerance
is built in at the top and bottom end of the scale by
dimensioning the resistive elements at the top and bottom
of the ladder equals 1R. Thus the ladder is built up of
64 elements of value R, two of value R, making a typical
quantization step size of approximately 1.5 V (AD
ref
)
divided-by-66 (amount of Rs), equals 22.7 mV.
For each multiplexed timeslot the full approximation cycle
is completed, immediately after which the next input will
start being sampled.
The time slot for one input lasts 64 steps at a step advance
rate of 8
f
s
, which amounts to 181
s at f
s
= 44.1 kHz.
Because four inputs are multiplexed, the sample rate for
each analog input is 1.38 kHz.
A buffered version of an internally generated reference
voltage is available at output pin AD
ref
. Because the
internal AD derives from the same reference voltage, this
allows for optimum mapping of the external analog control
value onto the useful AD input voltage range. The idea is
to bias a potentiometer to AD
ref
, using a wiper to control
the input voltage between 0 V and AD
ref
. Hysteresis is
implemented to improve noise immunity of the AD in order
to prevent a stable setting of the potentiometer, to a point
near a quantization threshold, from producing two
alternating digital codes which could give rise to audible
volume or boost changes. An hysteresis of 1 LSB is
implemented digital. A shift in code must be at least 2 LSB
either up or down from the current value, otherwise the
internal digital code will remain at the current value.
S
INGLE PIN THREE MODE SELECTION
A special input pin AD3S (pin 22), controls the mode in
which the sound processing block operates. Not between
two but three modes; whether the DSP should follow the
AD inputs applying maximum effect, the minimum effect or
overrule the boost effects thereby resulting in a flat
frequency characteristic in the treble and bass boost
sections.
Internally the same AD is used to detect the input level
present at this pin as is used for the three sound control
pins. An internal bias circuit containing of two MOSTs
supplies a mid-range voltage so that this input can be
operated with a minimum of external components. A HIGH
or LOW input level is created by tying the pin to AD
ref
or
ground respectively, the intermediate value is achieved by
leaving the pin open-circuit.
Volume control
Since there is no headroom included into the sound control
section, the volume control precedes the sound control.
Full volume and neutral setting (flat) of the sound control
results in a full-scale output. Any tone boost will
immediately cause clipping, which can be avoided by
reducing the volume setting.
1995 Nov 15
7
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
Soft mute
Soft mute is controlled by MUTE (pin 16). When the input
is active HIGH the value of the sample is decreased
smoothly to zero following a raised cosine curve.
32 coefficients are used to step down the value of the data,
each one being used 32 times before stepping on to the
next. This amounts to a mute transition time of 23 ms at
f
s
= 44.1 kHz. When MUTE is released (LOW), the
samples are returned to the full level again following a
raised cosine curve with the same coefficients being used
in the reverse order. Mute is synchronized to the sample
clock, so that the operation always takes place on
complete samples.
Digital sound processing features
B
ASS BOOST
A strong bass boost effect, which is useful in
compensating for poor bass response of portable
headphone sets, is implemented digitally in the TDA1548T
and can be controlled by ADBB (pin 20) and AD3S
(pin 22). Table 3 shows the bass boost values at different
input voltages. Table 4 shows the selection mode status
(flat/min/max) at different input voltages. Valid settings
range from "flat" (no influence on audio) to +18 dB with
step sizes of 2 dB in "minimum" and to +24 dB with step
sizes of 2 dB in "maximum". The programmable bass
boost filter is a second-order shelving type with a fixed
corner frequency of 130 Hz for the "minimum" setting and
a fixed corner frequency of 230 Hz for the "maximum"
setting and has a Butterworth characteristic. Because of
the exceptional amount of programmable gain, bass boost
should be used in conjunction with adequate prior
attenuation, using the volume control.
T
REBLE
A treble effect is implemented digitally in the TDA1548T
and can be controlled by ADTR (pin 19) and AD3S
(pin 22). Table 3 shows the treble values at different input
voltages. Table 4 shows the selection mode status
(flat/min/max) at different input voltages. Valid settings
range from "flat" (no influence on audio) to +6 dB with step
sizes of 2 dB in "minimum" and to +6 dB with a step size of
2 dB in "maximum". The programmable treble filter is a
first-order shelving type with a fixed corner frequency of
2.8 kHz for the "minimum" setting and a fixed corner
frequency of 5.0 kHz for the "maximum" setting.
D
E
-
EMPHASIS
De-emphasis is controlled by DEEM (pin 15). The digital
de-emphasis filter is dimensioned to produce the
de-emphasis frequency characteristics for the sample rate
44.1 kHz. With its 18-bit dynamic range, the digital
de-emphasis of the TDA1548T is a convenient and
component-saving alternative to analog de-emphasis.
When the DEEM pin is active HIGH, de-emphasis is
enabled. De-emphasis is synchronized to the sample
clock, so that operation always takes place on complete
samples.
Oversampling filter and noise shaper
The digital filter is a four times oversampling filter.
It consists of two sections which each increase the sample
rate by 2.
The second order noise shaper operates at 64f
s
. It shifts
in-band quantization noise to frequencies well above the
audio band. This noise shaping technique, used in
combination with a sign-magnitude coding, enables high
signal-to-noise ratios to be achieved. The noise shaper
outputs a 5-bit PDM bitstream signal to the DAC.
Continuous calibration DAC
The dual 5-bit DAC uses the continuous calibration
technique. This method, based on charge storage,
involves exact duplication of a single reference current
source. In the TDA1548T, 32 such current sources
plus 1 spare source are continuously calibrated.
The spare source is included to allow continuous converter
operation.
The DAC receives a 5-bit data bitstream from the noise
shaper. This data is converted to a sign-magnitude code
so that no current is switched to the output during digital
silence (input 00000H). In this way very high
signal-to-noise performance is achieved.
Component-saving stereo headphone driver
High precision, low-noise amplifiers together with the
internal conversion resistors R
CONV1
and R
CONV2
convert
the converter output current to a voltage capable of driving
a line output or headphone. The voltage is available at
VOL and VOR (0.64 V RMS typical).
A major component saving feature of the TDA1548T is that
no DC-blocking capacitors are needed in the application,
despite the asymmetrical supply. The V
COM
output, pin 2,
is biased to the same voltage that the right and left channel
voltage outputs are, V
ref
, and is capable of sinking the sum
of left and right channel load currents. Therefore,
connecting a load between one of the outputs and V
COM
only gives rise to a negligible amount of DC current
through the load.
1995 Nov 15
8
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
Table 1
System clock selection
PINS
DESCRIPTION
CLSEL
MODE0
MODE1
0
0
0
256f
s
0
0
1
64f
s
0
1
X
reserved 1
1
0
0
384f
s
1
0
1
reserved 2
1
1
X
reserved 3
Table 2
Data input formats
PINS
FORMAT
IF1
IF2
0
0
I
2
S-bus
0
1
LSB justified, 16 bits
1
0
LSB justified, 18 bits
1
1
LSB justified, 20 bits
Table 3
Relationship between VC, BB and TR
ANALOG INPUT VALUES (V);
PINS ADTR, ADBB AND ADVC
VOLUME
(ADVC)
BASS BOOST
(ADBB)
TREBLE (ADTR)
MAX.
MIN.
MAX.
MIN.
AD
ref
65/66
-
0
0
0
0
0
AD
ref
64/66
-
0
0
0
0
0
AD
ref
63/66
-
1
0
0
0
0
AD
ref
62/66
-
2
0
0
0
2
AD
ref
61/66
-
3
2
2
2
2
AD
ref
60/66
-
4
2
2
2
2
AD
ref
59/66
-
5
4
4
2
2
AD
ref
58/66
-
6
4
4
2
2
AD
ref
57/66
-
7
6
6
4
4
AD
ref
56/66
-
8
6
6
4
4
AD
ref
55/66
-
9
8
8
4
4
AD
ref
54/66
-
10
8
8
4
4
AD
ref
53/66
-
11
10
10
6
6
AD
ref
52/66
-
12
10
10
6
6
AD
ref
51/66
-
13
12
12
6
6
AD
ref
50/66
-
14
12
12
6
6
AD
ref
49/66
-
15
14
14
....
....
AD
ref
48/66
-
16
14
14
....
....
AD
ref
47/66
-
17
16
16
....
....
AD
ref
46/66
-
18
16
16
....
....
AD
ref
45/66
-
19
18
18
....
....
AD
ref
44/66
-
20
18
18
....
....
AD
ref
/4366
-
21
20
18
....
....
AD
ref
42/66
-
22
20
18
....
....
AD
ref
41/66
-
23
22
....
....
....
AD
ref
40/66
-
24
22
....
....
....
AD
ref
39/66
-
25
24
....
....
....
1995 Nov 15
9
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
Table 4
Relationship mode selection
AD
ref
38/66
-
26
24
....
....
....
AD
ref
37/66
-
27
....
....
....
....
AD
ref
36/66
-
28
....
....
....
....
....
....
....
....
....
....
....
....
....
....
....
....
AD
ref
5/66
-
59
24
18
6
6
AD
ref
4/66
-
60
24
18
6
6
AD
ref
3/66
-
24
18
6
6
AD
ref
2/66
-
24
18
6
6
ANALOG INPUT VALUE (V);
PIN AD3S
FLAT, MINIMUM OR MAXIMUM
AD
ref
65/66
flat
AD
ref
64/66
flat
....
....
....
....
AD
ref
51/66
flat
AD
ref
50/66
flat
AD
ref
49/66
minimum
AD
ref
48/66
minimum
....
....
....
....
AD
ref
19/66
minimum
AD
ref
18/66
minimum
AD
ref
17/66
maximum
AD
ref
16/66
maximum
....
....
....
....
AD
ref
3/66
maximum
AD
ref
2/66
maximum
ANALOG INPUT VALUES (V);
PINS ADTR, ADBB AND ADVC
VOLUME
(ADVC)
BASS BOOST
(ADBB)
TREBLE (ADTR)
MAX.
MIN.
MAX.
MIN.
1995 Nov 15
10
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
Notes
1. All V
DD
and V
SS
connections must be made to the same power supply.
2. Equivalent to discharging a 100 pF capacitor via a 1.5 k
series resistor. Pin 18 =
-
1500 V (min) and +1500 V
(max).
3. Equivalent to discharging a 200 pF capacitor via a 2.5
H series inductor.
THERMAL CHARACTERISTICS
QUALITY SPECIFICATION
In accordance with UZW-BO/FQ-0601. The numbers of the quality specification can be found in the
"Quality Reference
Handbook". The Handbook can be ordered using the code 9397 750 00192.
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
V
DD
supply voltage
note 1
-
4.5
V
T
xtal
maximum crystal temperature
-
+150
C
T
stg
storage temperature
-
65
+125
C
T
amb
operating ambient temperature
-
20
+70
C
V
es
electrostatic handling
note 2
-
3000
+3000
V
note 3
-
300
+300
V
SYMBOL
DESCRIPTION
VALUE
UNIT
R
th j-a
thermal resistance from junction to ambient in free air
SO28
60
K/W
SSOP28
80
K/W
1995 Nov 15
11
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
DC CHARACTERISTICS
All voltages referenced to ground (pins 1, 11 and 24); V
DDD
= V
DDA
= V
DDO
= 3 V; T
amb
= 25
C, R
L
= 32
(note 1);
common operational amplifier application; unless otherwise specified.
Notes
1. R
L
is the AC impedance of the external circuitry connected to the audio outputs of the application circuit.
2. All power supply pins (V
DD
and V
SS
) must be connected to the same external power supply unit.
3. No operational amplifier load resistor.
4. Load capacitance greater than 50 pF, an inductor of 22
H connected in parallel with a resistor of 270
must be
inserted between the load and the operational amplifier output.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
DDD
digital supply voltage pin 10
note 2
2.7
3.0
4.0
V
V
DDA
analog supply voltage pin 23 note 2
2.7
3.0
4.0
V
V
DDO
opamp supply voltage pin 28 note 2
2.7
3.0
4.0
V
I
DDD
digital supply current
at digital silence
-
4.5
-
mA
I
DDA
analog supply current
at digital silence
-
4.5
-
mA
I
DDO
opamp supply current
at digital silence; note 3
-
6.0
-
mA
P
tot
total power dissipation
note 3
-
50
-
mW
Digital inputs
V
IH
HIGH level input voltage on
pins 5 to 9 and 12 to 17
0.7V
DDD
-
-
V
V
IL
LOW level input voltage on
pins 5 to 9 and 12 to 17
-
-
0.3V
DDD
V
|I
LI
|
input leakage current on
pins 7 to 9 and 12 to 17
-
-
10
A
C
I
input capacitance on
pins 5 to 9 and 12 to 17
-
-
10
pF
Analog inputs pins ADVC, ADBB, ADTR and AD3S
RES
input resolution
-
-
6
bit
C
I
input capacitance
-
10
-
pF
R
I
input resistance
pins ADBB, ADTR and ADVC
1
-
-
M
pin AD3S
-
20
-
k
Analog reference pin AD
ref
V
ADref
reference voltage pin 18
0.45V
DDA
0.5V
DDA
0.55V
DDA
V
R
L(ADref
)
reference output load pin 18
3.0
-
-
k
Analog audio pins
V
ref
reference voltage pin 25
with respect to V
SSO
0.45V
DDA
0.5V
DDA
0.55V
DDA
V
R
O
output resistance pin 25
-
3
-
k
R
CONV
current-to-voltage
conversion resistor
-
1.2
-
k
I
O(max)
maximum output current
(THD + N)/S < 0.1%
-
35
-
mA
C
L
output load capacitance
note 4
-
-
50
pF
1995 Nov 15
12
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
AC CHARACTERISTICS (ANALOG)
All voltages referenced to ground (pins 2, 9 and 23); V
DDD
= V
DDA
= V
DDO
= 3 V; f
i
= 1 kHz; T
amb
= 25
C, R
L
= 32
(note 1); common operational amplifier application; unless otherwise specified.
Note
1. R
L
is the AC impedance of the external circuitry connected to the audio outputs of the application circuit.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
RES
input resolution
-
-
18
bit
f
sAD
AD sample frequency
-
f
s
/32
-
kHz
V
ADref
input voltage range
0
-
V
ADref
V
V
FS(rms)
output voltage swing (RMS
value) (pins 3 and 27)
0.57
0.64
0.71
V
V
DC(os)
DC offset output voltage
w.r.t. reference voltage
level V
ref
-
20
-
mV
TC
FS
full scale temperature
coefficient
-
100
10
-
6
-
SVRR
supply voltage ripple
rejection V
DDA
and V
DDO
C
25
= 10
F; f
ripple
= 1 kHz;
V
ripple
= 100 mV (peak)
-
40
-
dB
UNBAL
unbalance between the 2
DAC voltage outputs
(pins 3 and 27)
maximum volume
-
0.1
-
dB
ct
crosstalk between the 2
DAC voltage outputs
(pins 3 and 27)
one output digital silence the
other maximum volume
-
50
-
dB
one output digital silence the
other maximum volume
R
L
= 5 k
-
90
-
dB
crosstalk between the 2
DAC voltage outputs
(pins 3 and 27) with R
L
connected to ground
one output digital silence the
other maximum volume
-
70
-
dB
one output digital silence the
other maximum volume
R
L
= 5 k
-
100
-
dB
(THD+N)/S
total harmonic distortion
plus noise as a function of
signal
0 dB signal
-
-
65
-
60
dB
-
0.056
0.1
%
0 dB signal; R
L
= 5 k
-
-
85
-
78
dB
-
0.006
0.013
%
-
60 dB signal; R
L
= 32
or
R
L
= 5 k
-
-
35
-
30
dBA
-
1.778
3.162
%
S/N
signal-to-noise ratio at
bipolar zero
A-weighted at code 00000H
90
95
-
dBA
1995 Nov 15
13
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
AC CHARACTERISTICS (DIGITAL)
All voltages referenced to ground (pins 2, 9 and 23); V
DDD
= V
DDA
= V
DDO
= 2.7 to 4.0 V; T
amb
= +70
C, R
L
= 32
(note 1); unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
T
cy
clock cycle
f
sys
= 384f
s
54.2
59.1
81.3
ns
f
sys
= 256f
s
81.3
88.6
122
ns
f
sys
= 64f
s
325.5
354.3
488.3
ns
t
CW(L)
f
sys
LOW level pulse width
22
-
-
ns
t
CW(H)
f
sys
HIGH level pulse width
22
-
-
ns
Serial input data timing (see Fig.3)
BR
clock input = data input rate
f
sys
= 384f
s
-
48f
s
-
f
sys
= 256f
s
-
64f
s
-
f
sys
= 64f
s
-
64f
s
-
f
sys
system clock frequency
2.048
-
18.432
MHz
f
WS
word select input frequency
-
44.1
48.0
kHz
t
r
rise time
-
-
20
ns
t
f
fall time
-
-
20
ns
t
BCK(H)
bit clock HIGH time
55
-
-
ns
t
BCK(L)
bit clock LOW time
55
-
-
ns
t
s;DAT
data set-up time
20
-
-
ns
t
h;DAT
data hold time
10
-
-
ns
t
s;WS
word select set-up time
20
-
-
ns
t
h;WS
word select hold time
10
-
-
ns
Fig.3 Timing of input signals.
handbook, full pagewidth
MGC670
tr
t
BCK(H)
t
BCK(L)
t
h;WS
t
s;WS
t
s;DAT
t
h;DAT
SAMPLE OUT
Tcy
tr
WS
RIGHT
LEFT
BCK
DATA
LSB
MSB
1995
Nov
15
14
Philips Semiconductors
Product
specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
handbook, full pagewidth
MGC671
16
MSB
B2
MSB
MSB
B2
LEFT
LSB JUSTIFIED FORMAT 16 BITS
WS
BCK
DATA
RIGHT
15
2
1
16
15
2
1
B15
LSB
MSB
B2
B15
LSB
2
1
>
= 8
1
2
3
LEFT
INPUT FORMAT I
2
S
WS
BCK
DATA
RIGHT
3
>
= 8
16
B3
B4
LEFT
LSB JUSTIFIED FORMAT 18 BITS
WS
BCK
DATA
RIGHT
15
18
17
2
1
16
15
18
17
2
1
MSB
B2
B17
LSB
MSB
B2
B3
B4
MSB
B2
B17
LSB
16
B5
B6
LEFT
LSB JUSTIFIED FORMAT 20 BITS
WS
BCK
DATA
RIGHT
15
18
17
20
19
2
1
16
15
18
17
20
19
2
1
B3
B4
MSB
B2
B19
LSB
B5
B6
B3
B4
MSB
B2
B19
LSB
Fig.4 Data input formats.
1995 Nov 15
15
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
TEST AND APPLICATION INFORMATION
Filter characteristics
Table 5
Digital filter characteristics (f
s
= 44.1 kHz)
The band frequencies scale with the sample frequency.
BAND
ATTENUATION
0 to 20 kHz
<
0.001 dB
24 to 64 kHz
>
39 dB
64 to 69 kHz
>
33 dB
69 to 88 kHz
>
37 dB
handbook, full pagewidth
Vref
MUTE
DEEM
AD3S
FLAT
MID
MAX
ADVC
ADBB
ADTR
ADref
IF1
IF2
DATA
WS
BCK
13
12
SYSCLK
CLSEL
17
5
MODE0
MODE1
6
11
VSSD VDDD
10
26
FILTCR
FILTCL
VOR
VOL
TDA1548T
27
24
14
9
8
7
16
15
22
21
20
19
18
23
2
28
1
25
3
4
VSSO
VSSA
VDDO
VDDA
VCOM
1
k
10
k
10 k
330
100
22
H
100
F
47
F
47
F
4.7
F
100 nF
100 nF
100 nF
100 nF
1
nF
100
F
+
3 V
+
3 V
I
2
S-BUS OR
LSB-JUSTIFIED
SERIAL INPUT DATA
SYSTEM
CLOCK
INPUT
L3
(1)
(2)
L2
(1)
R2
(1)
C
(1)
1
k
5
k
C
(1)
1
k
2
k
5
k
6
k
C
(1)
RIGHT
330
100
22
H
1
nF
L1
(1)
R1
(1)
LEFT
MGB709
Fig.5 Application diagram.
(1) Optional.
(2) Chip inductor BLM32A07.
1995 Nov 15
16
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
PACKAGE OUTLINES
UNIT
A
max.
A
1
A
2
A
3
b
p
c
D
(1)
E
(1)
(1)
e
H
E
L
L
p
Q
Z
y
w
v
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
JEDEC
EIAJ
mm
inches
2.65
0.30
0.10
2.45
2.25
0.49
0.36
0.32
0.23
18.1
17.7
7.6
7.4
1.27
10.65
10.00
1.1
1.0
0.9
0.4
8
0
o
o
0.25
0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
1.1
0.4
SOT136-1
X
14
28
w
M
A
A
1
A
2
b
p
D
H
E
L
p
Q
detail X
E
Z
c
L
v
M
A
e
15
1
(A )
3
A
y
0.25
075E06
MS-013AE
pin 1 index
0.10
0.012
0.004
0.096
0.089
0.019
0.014
0.013
0.009
0.71
0.69
0.30
0.29
0.050
1.4
0.055
0.419
0.394
0.043
0.039
0.035
0.016
0.01
0.25
0.01
0.004
0.043
0.016
0.01
0
5
10 mm
scale
SO28: plastic small outline package; 28 leads; body width 7.5 mm
SOT136-1
95-01-24
97-05-22
1995 Nov 15
17
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
UNIT
A
1
A
2
A
3
b
p
c
D
(1)
E
(1)
(1)
e
H
E
L
L
p
Q
Z
y
w
v
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
JEDEC
EIAJ
mm
0.21
0.05
1.80
1.65
0.38
0.25
0.20
0.09
10.4
10.0
5.4
5.2
0.65
1.25
7.9
7.6
0.9
0.7
1.1
0.7
8
0
o
o
0.13
0.1
0.2
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.
1.03
0.63
SOT341-1
MO-150AH
93-09-08
95-02-04
X
w
M
A
A
1
A
2
b
p
D
H
E
L
p
Q
detail X
E
Z
e
c
L
v
M
A
(A )
3
A
1
14
28
15
0.25
y
pin 1 index
0
2.5
5 mm
scale
SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm
SOT341-1
A
max.
2.0
1995 Nov 15
18
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our
"IC Package Databook" (order code 9398 652 90011).
Reflow soldering
Reflow soldering techniques are suitable for all SO and
SSOP packages.
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250
C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45
C.
Wave soldering
SO
Wave soldering techniques can be used for all SO
packages if the following conditions are observed:
A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave) soldering
technique should be used.
The longitudinal axis of the package footprint must be
parallel to the solder flow.
The package footprint must incorporate solder thieves at
the downstream end.
SSOP
Wave soldering is not recommended for SSOP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
If wave soldering cannot be avoided, the following
conditions must be observed:
A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave)
soldering technique should be used.
The longitudinal axis of the package footprint must
be parallel to the solder flow and must incorporate
solder thieves at the downstream end.
Even with these conditions, only consider wave
soldering SSOP packages that have a body width of
4.4 mm, that is SSOP16 (SOT369-1) or
SSOP20 (SOT266-1)
.
M
ETHOD
(SO
AND
SSOP)
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Maximum permissible solder temperature is 260
C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150
C within
6 seconds. Typical dwell time is 4 seconds at 250
C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Repairing soldered joints
Fix the component by first soldering two diagonally-
opposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300
C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320
C.
1995 Nov 15
19
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
DEFINITIONS
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification
This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Semiconductors a worldwide company
Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428)
BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. (02)805 4455, Fax. (02)805 4466
Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213,
Tel. (01)60 101-1236, Fax. (01)60 101-1211
Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,
Tel. (31)40-2783749, Fax. (31)40-2788399
Brazil: Rua do Rocio 220 - 5
th
floor, Suite 51,
CEP: 04552-903-SO PAULO-SP, Brazil.
P.O. Box 7383 (01064-970),
Tel. (011)821-2333, Fax. (011)829-1849
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS:
Tel. (800) 234-7381, Fax. (708) 296-8556
Chile: Av. Santa Maria 0760, SANTIAGO,
Tel. (02)773 816, Fax. (02)777 6730
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. (852)2319 7888, Fax. (852)2319 7700
Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17,
77621 BOGOTA, Tel. (571)249 7624/(571)217 4609,
Fax. (571)217 4549
Denmark: Prags Boulevard 80, PB 1919, DK-2300
COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. (358)0-615 800, Fax. (358)0-61580 920
France: 4 Rue du Port-aux-Vins, BP317,
92156 SURESNES Cedex,
Tel. (01)4099 6161, Fax. (01)4099 6427
Germany: P.O. Box 10 63 23, 20043 HAMBURG,
Tel. (040)3296-0, Fax. (040)3296 213.
Greece: No. 15, 25th March Street, GR 17778 TAVROS,
Tel. (01)4894 339/4894 911, Fax. (01)4814 240
India: Philips INDIA Ltd, Shivsagar Estate, A Block,
Dr. Annie Besant Rd. Worli, Bombay 400 018
Tel. (022)4938 541, Fax. (022)4938 722
Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4,
P.O. Box 4252, JAKARTA 12950,
Tel. (021)5201 122, Fax. (021)5205 189
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. (01)7640 000, Fax. (01)7640 200
Italy: PHILIPS SEMICONDUCTORS S.r.l.,
Piazza IV Novembre 3, 20124 MILANO,
Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557
Japan: Philips Bldg 13-37, Kohnan 2 -chome, Minato-ku, TOKYO 108,
Tel. (03)3740 5130, Fax. (03)3740 5077
Korea: Philips House, 260-199 Itaewon-dong,
Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA,
SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905,
Tel. 9-5(800)234-7381, Fax. (708)296-8556
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. (040)2783749, Fax. (040)2788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. (09)849-4160, Fax. (09)849-7811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. (022)74 8000, Fax. (022)74 8341
Pakistan: Philips Electrical Industries of Pakistan Ltd.,
Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton,
KARACHI 75600, Tel. (021)587 4641-49,
Fax. (021)577035/5874546
Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474
Portugal: PHILIPS PORTUGUESA, S.A.,
Rua dr. Antnio Loureiro Borges 5, Arquiparque - Miraflores,
Apartado 300, 2795 LINDA-A-VELHA,
Tel. (01)4163160/4163333, Fax. (01)4163174/4163366
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. (65)350 2000, Fax. (65)251 6500
South Africa: S.A. PHILIPS Pty Ltd.,
195-215 Main Road Martindale, 2092 JOHANNESBURG,
P.O. Box 7430, Johannesburg 2000,
Tel. (011)470-5911, Fax. (011)470-5494
Spain: Balmes 22, 08007 BARCELONA,
Tel. (03)301 6312, Fax. (03)301 42 43
Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM,
Tel. (0)8-632 2000, Fax. (0)8-632 2745
Switzerland: Allmendstrasse 140, CH-8027 ZRICH,
Tel. (01)488 2211, Fax. (01)481 77 30
Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West
Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978,
TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong,
Bangkok 10260, THAILAND,
Tel. (66) 2 745-4090, Fax. (66) 2 398-0793
Turkey: Talatpasa Cad. No. 5, 80640 GLTEPE/ISTANBUL,
Tel. (0 212)279 27 70, Fax. (0212)282 67 07
Ukraine: Philips UKRAINE, 2A Akademika Koroleva str., Office 165,
252148 KIEV, Tel. 380-44-4760297, Fax. 380-44-4766991
United Kingdom: Philips Semiconductors LTD.,
276 Bath Road, Hayes, MIDDLESEX UB3 5BX,
Tel. (0181)730-5000, Fax. (0181)754-8421
United States: 811 East Arques Avenue, SUNNYVALE,
CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556
Uruguay: Coronel Mora 433, MONTEVIDEO,
Tel. (02)70-4044, Fax. (02)92 0601
Internet: http://www.semiconductors.philips.com/ps/
For all other countries apply to: Philips Semiconductors,
International Marketing and Sales, Building BE-p,
P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands,
Telex 35000 phtcnl, Fax. +31-40-2724825
SCD45
Philips Electronics N.V. 1995
All rights are reserved. Reproduction in whole or in part is prohibited without the
prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation
or contract, is believed to be accurate and reliable and may be changed without
notice. No liability will be accepted by the publisher for any consequence of its
use. Publication thereof does not convey nor imply any license under patent- or
other industrial or intellectual property rights.
Printed in The Netherlands