ChipFind - документация

Электронный компонент: ML54051

Скачать:  PDF   ZIP

Document Outline

SECOND EDITION
ISSUE DATE : JAN. 1999
DATA SHEET
ML54051
NAND Flash Memory Controller
PRELIMINARY
NOTICE
1.
The information contained herein can change without notice owing to product and/or
technical improvements. Before using the product, please make sure that the information
being referred to is up-to-date.
2.
The outline of action and examples for application circuits described herein have been
chosen as an explanation for the standard action and performance of the product. When
planning to use the product, please ensure that the external conditions are reflected in the
actual circuit, assembly, and program designs.
3.
When designing your product, please use our product below the specified maximum
ratings and within the specified operating ranges including, but not limited to, operating
voltage, power dissipation, and operating temperature.
4.
Oki assumes no responsibility or liability whatsoever for any failure or unusual or
unexpected operation resulting from misuse, neglect, improper installation, repair, alteration
or accident, improper handling, or unusual physical or electrical stress including, but not
limited to, exposure to parameters beyond the specified maximum ratings or operation
outside the specified operating range.
5.
Neither indemnity against nor license of a third party's industrial and intellectual property
right, etc. is granted by us in connection with the use of the product and/or the information
and drawings contained herein. No responsibility is assumed by us for any infringement
of a third party's right which may result from the use thereof.
6.
The products listed in this document are intended for use in general electronics equipment
for commercial applications (e.g., office automation, communication equipment,
measurement equipment, consumer electronics, etc.). These products are not authorized
for use in any system or application that requires special or enhanced quality and reliability
characteristics nor in any system or application where the failure of such system or
application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety
devices, aerospace equipment, nuclear power control, medical equipment, and life-support
systems.
7.
Certain products in this document may need government approval before they can be
exported to particular countries. The purchaser assumes the responsibility of determining
the legality of export of these products and will take appropriate and necessary steps at their
own expense for these.
8.
No part of the contents cotained herein may be reprinted or reproduced without our prior
permission.
9.
MS-DOS is a registered trademark of Microsoft Corporation.
Copyright 1999 Oki Electric Industry Co., Ltd.
Printed in Japan
E2Y0002-29-11
Table of Contents
1. FEATURES ........................................................................................................... 2
2. BLOCK DIAGRAM ............................................................................................... 2
3. PIN SPECIFICATIONS ........................................................................................ 3
3.1 Host Interface (PCMCIA) .................................................................................... 3
3.2 NAND Flash Memory Interface .......................................................................... 4
3.3 External SRAM Interface .................................................................................... 5
3.4 Extended Bus Interface ...................................................................................... 5
3.5 Other Interfaces .................................................................................................. 5
3.6 Power Supply ....................................................................................................... 6
3.7 Pin Totals ............................................................................................................. 6
3.8 Pin Configuration ................................................................................................ 7
4. FUNCTIONS ........................................................................................................ 8
5. SECTOR FORMATTER AND SEQUENCER ....................................................... 9
5.1 Data Formats ....................................................................................................... 9
5.1.1 Data Format Within Sector ........................................................................ 9
5.1.2 Data Format Within Port .......................................................................... 10
5.1.3 Substitute Management Information Format ........................................... 11
5.2 Write Sector Commands .................................................................................. 12
5.2.1 Dual Port Control ..................................................................................... 12
5.2.2 Block Control ........................................................................................... 12
5.3 Substitute Processing (Defect Management) ................................................. 13
5.3.1 Substitute Management Information Format Processing ........................ 13
5.3.1.1 Sector Management .............................................................................. 13
5.3.1.2 Substitute Management Information Management ............................... 14
5.4 Generation of Substitute Management Information ...................................... 14
5.5 Substitute Processing ....................................................................................... 15
5.6 Substitute Destination Detection Processing ................................................ 16
6. ATA REGISTERS ............................................................................................... 17
6.1 Memory Mapped Configuration ....................................................................... 17
6.2 I/O Mapped 16 Contiguous Registers Configuration .................................... 18
6.3 Primary I/O Mapped Configuration ................................................................. 18
6.4 Secondary I/O Mapped Configuration ............................................................ 19
6.5 True IDE Mapped Configuration ...................................................................... 19
6.6 ATA Registers .................................................................................................... 20
6.6.1 Data Register (Write/Read) ...................................................................... 20
6.6.2 Error Register (Read Only) ....................................................................... 20
6.6.3 Feature Register (Write Only) ................................................................... 20
6.6.4 Sector Count Register (Write/Read) ........................................................ 20
6.6.5 Sector Number Register (Write/Read) ..................................................... 21
6.6.6 Cylinder Low Register (Write/Read) ......................................................... 21
6.6.7 Cylinder High Register (Write/Read) ........................................................ 21
6.6.8 Drive Head Register (Write/Read) ............................................................ 21
6.6.9 Status Register & Alternate Status Register (Read Only) ........................ 22
6.6.10 Device Control Register (Write Only) ....................................................... 22
6.6.11 Command Register (Write Only) .............................................................. 22
7. PCMCIA INTERFACE ........................................................................................ 23
7.1 ATA Commands (Standard) .............................................................................. 23
7.2 Commands for CompactFlash ......................................................................... 24
7.3 Vendor-Unique Commands .............................................................................. 24
7.4 Card Information Structure .............................................................................. 24
7.5 Identify Information ........................................................................................... 24
7.6 Number of Installed Memory Chips and CHS Structure ................................ 25
7.7 Modes ................................................................................................................. 27
7.7.1 Memory Mapped ..................................................................................... 27
7.7.2 I/O Mapped 16 Contiguous Registers ..................................................... 27
7.7.3 Primary I/O Mapped ................................................................................ 27
7.7.4 Secondary I/O Mapped ........................................................................... 27
7.7.5 True IDE ................................................................................................... 27
8. CHIP MODES .................................................................................................... 28
8.1 Types .................................................................................................................. 28
8.2 Settings .............................................................................................................. 28
8.3 Pin Assignment .................................................................................................. 28
9. ELECTRICAL CHARACTERISTICS .................................................................. 29
9.1 Absolute Maximum Ratings ............................................................................. 29
9.2 Recommended Operating Conditions ............................................................. 29
9.3 DC Characteristics ............................................................................................ 29
10. BUS SPECIFICATIONS ..................................................................................... 30
10.1 I/O Mode ........................................................................................................... 30
10.2 Bus Timing Specifications ............................................................................... 30
10.3 Power ON/OFF, Reset, Busy Timing .............................................................. 30
11. PACKAGE DIMENSIONS .................................................................................. 31
12. APPLICATION EXAMPLES ............................................................................... 32
Semiconductor
ML54051
1/33
Semiconductor
ML54051
NAND Flash Memory Controller
The ML54051 is a controller that integrates into a single chip a host interface that conforms to
PCMCIA, an interface to a buffer used for data transfer, the necessary functions to control NAND
memory, and a microcontroller.
Internal 256 byte RAM is provided for storage of the card information structure (CIS). Also,
128KB of SRAM may be connected as a buffer for data transfer.
A maximum of 16 chips of 64 Mbit or larger NAND flash memory can be controlled when the chip
is used as stand-alone. If a decoder circuit is externally added, a maximum of 64 chips can be
controlled.
E2F0018-29-13
This version: Jan. 1999
Previous version: Oct. 1998
CompactFlash
TM
is a trademark of SanDisk Corporation.
Preliminary