ChipFind - документация

Электронный компонент: SY55855VKI

Скачать:  PDF   ZIP
1
SuperLiteTM
SY55855V
Micrel
DESCRIPTION
s
Guaranteed f
MAX
>750MHz over temperature
s
1.5Gbps throughput capability
s
3.0V to 5.7V power supply
s
Guaranteed <700ps propagation delay over
temperature
s
Guaranteed <50ps within-device skew over
temperature
s
LVDS compatible outputs
s
Fully differential I/O architecture
s
Wide operating temperature range: 40
C to +85
C
s
Available in a tiny 10-pin MSOP package
The SY55855V is a fully differential, CML/PECL/
LVPECL-to-LVDS translator. It achieves LVDS signaling
up to 1.5Gbps, depending on the distance and the
characteristics of the media and noise coupling sources.
LVDS is intended to drive 50
impedance transmission
line media such as PCB traces, backplanes, or cables.
SY55855V inputs can be terminated with a single
resistor between the true and the complement pins of a
given input.
The SY55855V is a member of Micrel's new
SuperLiteTM family of high-speed logic devices. This family
features very small packaging, high signal integrity, and
operation at many different supply voltages.
FEATURES
DUAL CML/PECL/LVPECL-to-LVDS
TRANSLATOR
SuperLiteTM
SY55855V
FINAL
APPLICATIONS
s
High-speed logic
s
Data communications systems
s
Wireless communications systems
s
Telecom systems
PIN CONFIGURATION
FUNCTIONAL BLOCK DIAGRAM
Rev.: C
Amendment: /0
Issue Date:
March 2003
PIN NAMES
Pin
Function
D0, /D0
CML/PECL/LVPECL Input Data
D1, /D1
CML/PECL/LVPECL Input Data
Q0, /Q0
LVDS Output Data
Q1, /Q1
LVDS Output Data
GND
Ground
V
CC
V
CC
SuperLite is a trademark of Micrel, Inc.
D0
/D0
Q0
/Q0
D1
/D1
Q1
/Q1
GND
/Q1
6
5
1
D0
/D0
D1
/D1
10 VCC
Q0
/Q0
Q1
9
8
7
2
3
4
10-Pin MSOP
SuperLiteTM
2
SuperLiteTM
SY55855V
Micrel
PIN DESCRIPTIONS
D0, /D0 CML/PECL/LVPECL Input (Differential)
This is one of the inputs. It is converted to LVDS onto
the Q0 and /Q0 outputs.
D1, /D1 CML/PECL/LVPECL Input (Differential)
This is the other input. It is converted to LVDS onto the
Q1 and /Q1 outputs.
Q0, /Q0 LVDS Output (Differential)
This is one LVDS output. It buffers the CML input that
appears at D0, /D0.
Q1, /Q1 LVDS Output (Differential)
This is the other LVDS output. It buffers the CML input
that appears at D1, /D1.
FUNCTIONAL DESCRIPTION
V
CC
NC
X
/X
Figure 1. Hard Wiring a Logic "1"
(1)
NC
NC
V
CC
> 3.0V
X
/X
NC
V
CC
V
CC
3.0V
X
/X
Figure 2. Hard Wiring a Logic "0"
(1)
Establishing Static Logic Inputs
The true pin of an input pair is internally biased to ground
through a 75k
resistor. The complement pin of an input
pair is internally biased halfway between V
CC
and ground
by a voltage divider consisting of two 75k
resistors. In this
way, unconnected inputs appear as logic zeros. To keep an
input at static logic zero at V
CC
> 3.0V, leave both inputs
unconnected. For V
CC
3.0V, connect the complement input
to V
CC
and leave the true input unconnected. To make an
input static logic one, connect the true input to V
CC
, leave
the complement input unconnected. These are the only two
safe ways to cause inputs to be at a static value. In particular,
no input pin should be directly connected to ground. All NC
(no connect) pins should be unconnected.
Note 1.
X is either D0 or D1 input. /X is either /D0 or /D1 input.
D0
D1
Q0
/Q0
Q1
/Q1
0
0
0
1
0
1
0
1
0
1
1
0
1
0
1
0
0
1
1
1
1
0
1
0
TRUTH TABLE
Note 1.
X is either D0 or D1 input. /X is either /D0 or /D1 input.
3
SuperLiteTM
SY55855V
Micrel
LVDS OUTPUTS
LVDS stands for Low Voltage Differential Swing. LVDS
specifies a small swing of 350mV typical, on a nominal
1.25V common mode above ground. The common mode
voltage has tight limits to permit large variations in ground
100
1%
v
OD
GND
v
OH
,
v
OL
v
OH
,
v
OL
50
50
Figure 3. LVDS Differential Measurement
49.9
,
1%
GND
v
OCM
,
v
OCM
49.9
,
1%
Figure 4. LVDS Common Mode Measurement
100
50
50
Figure 5. LVDS Output Termination
between an LVDS driver and receiver. Also, change in
common mode voltage, as a function of data input, is also
kept tight, to keep EMI low.
4
SuperLiteTM
SY55855V
Micrel
T
A
= 40
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Max.
Min.
Typ.
Max.
Min.
Max.
Unit
V
CC
Power Supply Voltage
3.0
5.7
3.0
--
5.7
3.0
5.7
V
I
CC
Power Supply Current
mA
3.6V <V
CC
<5.7V
--
80
--
--
80
--
80
V
CC
3.6V
--
50
--
30
50
--
50
DC ELECTRICAL CHARACTERISTICS
(1)
V
CC
= 3.0V to 5.7V; GND = 0V; T
A
= 40
C to +85
C
(2)
Symbol
Rating
Value
Unit
V
CC
Power Supply Voltage
0.5 to +6.0
V
V
IN
Input Voltage
0.5 to V
CC
+0.5
V
I
OUT
LVDS Output Current
10%
mA
T
A
Operating Temperature Range
40 to +85
C
T
store
Storage Temperature Range
65 to +150
C
Note 1.
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation
is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM
RATlNG conditions for extended periods may affect device reliability.
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Parameter
Min.
Typ.
Max.
Unit
Condition
V
OD
Differential Output Voltage
(4)
250
--
450
mV
100
Termination
V
OCM
Output Common Mode
1.125
--
1.375
V
Voltage
(3)
V
OCM
Change in Common Mode
50
--
+50
mV
Voltage
(3)
V
OH
Output HIGH Voltage
(4), (5)
--
--
1.474
V
I
OH
= 4.0mA
V
OL
Output LOW Voltage
(4), (5)
0.925
--
--
V
I
OL
= 4.0mA
LVDS DC ELECTRICAL CHARACTERISTICS
(1)
V
CC
= 3.0V to 5.7V; GND = 0V; T
A
= 40
C to +85
C
(2)
Note 1.
Specification for packaged product only.
Note 2.
Equilibrium temperature.
Note 3.
Measured as per Figure 4.
Note 4.
Measured as per Figure 3.
Note 5.
Do not short output to GND.
Symbol
Parameter
Min.
Typ.
Max.
Unit
Condition
V
ID
Differential Input Voltage
100
--
--
mV
V
IH
Input HIGH Voltage
1.6
--
V
CC
V
V
IL
Input LOW Voltage
1.5
--
V
CC
0.1
V
CML DC ELECTRICAL CHARACTERISTICS
(1)
V
CC
= 3.0V to 5.7V; GND = 0V; T
A
= 40
C to +85
C
(2)
Note 1.
Specification for packaged product only.
Note 2.
Equilibrium temperature.
Note 1.
Specification for packaged product only.
Note 2.
Equilibrium temperature.
5
SuperLiteTM
SY55855V
Micrel
Symbol
Parameter
Min.
Typ.
Max.
Unit
Condition
f
MAX
Maximum Operating Frequency
750
--
--
MHz
t
PLH
Propagation Delay
300
--
700
ps
t
PHL
D0 to Q0, D1 to Q1
t
SKEW
Within-Device Skew
(3)
--
--
50
ps
Part-to-Part Skew (Diff.)
--
--
250
t
r
LVDS Output Differential
100
--
300
ps
t
f
Rise/Fall Times (20% to 80%)
AC ELECTRICAL CHARACTERISTICS
(1)
V
CC
= 3.0V to 5.7V; GND = 0V; T
A
= 40
C to +85
C
(2)
Note 1.
Specification for packaged product only.
Note 2.
Equilibrium temperature.
Note 3.
Worst case difference between Q0 and Q1 from either D0 or D1, when both outputs have the same transition.
PRODUCT ORDERING CODE
Ordering
Package
Operating
Package
Code
Type
Range
Marking
SY55855VKI
K10-1
Industrial
855V