MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 1 2005/6 VER1.3
1. General Description
This EPROM-Based 8-bit micro-controller
uses a fully static CMOS design technology
combines higher speeds and smaller size
with the low power and high noise immunity
of CMOS.
On chip memory system includes 1.0 K(for
MDT2010) bytes of ROM, and 32 bytes of
static RAM.
2. Features
The followings are some of the features on
the hardware and software :
u
Fully CMOS static design
u
8-bit data bus
u
On chip ROM size :1 K words for
MDT2010
u
Internal RAM size : 32 bytes
(25 general purpose registers, 7 special
registers)
u
36 single word instructions
u
14-bit instructions
u
2-level stacks
u
Operating voltage : 2.3V ~ 5.5 V
u
Operating frequency : 0 ~ 20 MHz
u
The most fast execution time is 200 ns
under 20 MHz in all single cycle
instructions except the branch
instruction
u
Addressing modes include direct,
indirect and relative addressing modes
u
Power-on Reset
u
Power edge-detector Reset
u
Sleep Mode for power saving
u
8-bit real time clock/counter(RTCC) with
8-bit programmable prescaler
u
4 types of oscillator can be selected by
programming option:
RC
Low cost RC oscillator
LFXT
Low frequency crystal oscillator
XTAL
Standard crystal oscillator
HFXT
High frequency crystal oscillator
u
4 oscillator start-up time can be
selected by programming option:
150
s, 20 ms, 40 ms, 80 ms
u
On-chip RC oscillator based Watchdog
Timer(WDT) can be operated freely
u
12 I/O pins with their own independent
direction control
3. Applications
The application areas of this MDT2010
range from appliance motor control and
high speed automotive to low power remote
transmitters/receivers, pointing devices,
and telecommunications processors, such
as Remote controller, small instruments,
chargers, toy, automobile and PC
peripheral ... etc.
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 2 2005/6 VER1.3
4. Pin Assignment
DIP / SOP
PA2 1
18 PA1
PA3 2
17 PA0
RTCC 3
16 OSC1
/MCLR 4
15 OSC2
V
ss
5
14 V
dd
PB0 6
13 PB7
PB1 7
12 PB6
PB2 8
11 PB5
PB3 9
10 PB4
SSOP
PA2 1
20 PA1
PA3 2
19 PA0
RTCC 3
18 OSC1
/MCLR 4
17 OSC2
VSS 5
16 VDD
VSS 6
15 VDD
PB0 7
14 PB7
PB1 8
13 PB6
PB2 9
12 PB5
PB3 10
11 PB4
5. Pin Function Description
Pin Name
I/O
Function Description
PA0~PA3
I/O
Port A, TTL input level
PB0~PB7
I/O
Port B, TTL input level
RTCC
I
Real Time Clock/Counter, Schmitt Trigger input levels
/MCLR
I
Master Clear, Schmitt Trigger input levels
OSC1
I
Oscillator Input
OSC2
O
Oscillator Output
V
dd
Power supply
V
ss
Ground
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 2 2005/6 VER1.3
6. Memory Map
(A) Register Map
Address
Description
00
Indirect Addressing Register
01
RTCC
02
PC
03
STATUS
04
MSR
05
Port A
06
Port B
07~1F
Internal RAM, General Purpose Register
(1) IAR ( Indirect Address Register) : R0
(2) RTCC (Real Time Counter/Counter Register) : R1
(3) PC (Program Counter) : R2
Write PC, CALL --- always 0
LJUMP, JUMP, LCALL --- from instruction word
RTWI, RET --- from STACK
A9
A8
A7~A0
Write PC, JUMP, CALL --- always 0 (ROM 1.0K)
LJUMP, LCALL --- from instruction word
RTWI, RET --- from STACK
Write PC --- from ALU
LJUMP, JUMP, LCALL, CALL --- from instruction word
RTWI, RET --- from STACK
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 3 2005/6 VER1.3
(4) STATUS (Status register) : R3
Bit
Symbol
Function
0
1
2
3
4
5-7
C
HC
Z
PF
TF
----
Carry bit
Half Carry bit
Zero bit
Power loss Flag bit
Time overflow Flag bit
General purpose bit
(5) MSR (Memory Select Register) : R4
(6) PORT A : R5
PA3~PA0, I/O Register
(7) PORT B : R6
PB7~PB0, I/O Register
(8) TMR (Time Mode Register)
Bit
Symbol
Function
Prescaler Value
RTCC rate
WDT rate
2
--
0
PS2
--
0
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
1 : 256
1 : 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
3
PSC
Prescaler assignment bit :
0
--
RTCC
1
--
Watchdog Timer
4
TCE
RTCC signal Edge :
0
--
Increment on low-to-high transition on RTCC pin
1
--
Increment on high-to-low transition on RTCC pin
5
TCS
RTCC signal set :
0
--
Internal instruction cycle clock
1
--
Transition on RTCC pin
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 4 2005/6 VER1.3
(9) CPIO A, CPIO B (Control Port I/O Mode Register)
The CPIO register is "write-only"
"0", I/O pin in output mode;
"1", I/O pin in input mode.
(10) EPROM Option by writer programming :
Oscillator Type
Oscillator Start-up Time
RC Oscillator
150
s,20ms,40ms,80ms
HFXT Oscillator
20 ms,40ms,80ms
XTAL Oscillator
20ms,40 ms,80ms
LFXT Oscillator
40 ms,80 ms
Watchdog Timer control
Watchdog timer disable all the time
Watchdog timer enable all the time
Power Edge Detect
Security bit
PED Disable
Security weak Disable
PED Enable
Security Disable
Security Enable
The default EPROM security is weak disable. Once the IC was set in enable or disable, it's
forbidden to set in disable or enable again.
(B) Program Memory
Address
Description
000-1FF
Program memory for MDT2010
1FF
The starting address of the power on, external reset
or WDT for MDT2010
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 5 2005/6 VER1.3
7. Reset Condition for all Registers
Register
Address
Power-On Reset
/MCLR or WDT Reset
CPIO A
1111 1111
1111 1111
CPIO B
1111 1111
1111 1111
TMR
--11 1111
--11 1111
IAR
00h
RTCC
01h
xxxx xxxx
uuuu uuuu
PC
02h
1111 1111
1111 1111
STATUS
03h
0001 1xxx
000# #uuu
MSR
04h
111x xxxx
111u uuuu
PORT A
05h
- - - - xxxx
- - - - uuuu
PORT B
06h
xxxx xxxx
uuuu uuuu
Note : u
unchanged, x
unknown, -
unimplemented, read as "0"
#
value depends on the condition of the following table
Condition
Status: bit 4
Status: bit 3
/MCLR reset (not during SLEEP)
u
u
/MCLR reset during SLEEP
1
0
WDT reset (not during SLEEP)
0
1
WDT reset during SLEEP
0
0
8. Instruction Set
Instruction Code
Mnemonic
Operands
Function
Operating
Status
010000 00000000 NOP
No operation
None
010000 00000001 CLRWT
Clear Watchdog timer
0
WT
TF, PF
010000 00000010 SLEEP
Sleep mode 0
WT, stop OSC
TF, PF
010000 00000011 TMODE
Load W to TMODE register
W
TMODE
None
010000 00000100 RET
Return Stack
PC
None
010000 00000rrr
CPIO R
Control I/O port register
W
CPIO r
None
010001 1rrrrrrr
STWR R
Store W to register
W
R
None
011000 trrrrrrr
LDR R, t
Load register
R
t
Z
111010 iiiiiiii
LDWI I
Load immediate to W
I
W
None
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 6 2005/6 VER1.3
Instruction Code
Mnemonic
Operands
Function
Operating
Status
010111 trrrrrrr
SWAPR R, t Swap halves register
[R(0~3)
R(4~7)]
t
None
011001 trrrrrrr
INCR R, t
Increment register
R + 1
t
Z
011010 trrrrrrr
INCRSZ R, t
Increment register, skip if zero R + 1
t
None
011011 trrrrrrr
ADDWR R, t Add W and register
W + R
t
C, HC, Z
011100 trrrrrrr
SUBWR R, t Subtract W from register
R
W
t
(R+/W+1
t)
C, HC, Z
011101 trrrrrrr
DECR R, t
Decrement register
R
1
t
Z
011110 trrrrrrr
DECRSZ R, t Decrement register, skip if zero R
1
t
None
010010 trrrrrrr
ANDWR R, t AND W and register
R
W
t
Z
110100 iiiiiiii
ANDWI i
AND W and immediate
i
W
W
Z
010011 trrrrrrr
IORWR R, t
Inclu. OR W and register
R
W
t
Z
110101 iiiiiiii
IORWI i
Inclu. OR W and immediate
i
W
W
Z
010100 trrrrrrr
XORWR R, t Exclu. OR W and register
R
W
t
Z
110110 iiiiiiii
XORWI i
Exclu. OR W and immediate
i
W
W
Z
011111 trrrrrrr
COMR R, t Complement register /R
t
Z
010110 trrrrrrr
RRR R, t
Rotate right register
R(n)
R(n-1), C
R(7), R(0)
C
C
010101 trrrrrrr
RLR R, t
Rotate left register
R(n)
r(n+1),C
R(0), R(7)
C
C
010000 1xxxxxxx
CLRW
Clear working register
0
W
Z
010001 0rrrrrrr
CLRR R
Clear register
0
R
Z
0000bb brrrrrrr
BCR R, b
Bit clear
0
R(b)
None
0010bb brrrrrrr
BSR R, b
Bit set
1
R(b)
None
0001bb brrrrrrr
BTSC R, b
Bit Test, skip if clear
Skip if R(b)=0
None
0011bb brrrrrrr
BTSS R, b
Bit Test, skip if set
Skip if R(b)=1
None
1000nn nnnnnnnn LCALL n
Long CALL subroutine
n
PC,
PC+1
Stack
None
1010nn nnnnnnnn LJUMP n
Long JUMP to address
n
PC
None
110000 nnnnnnnn CALL n
Call subroutine
n
PC,
PC+1
Stack
None
110001 iiiiiiii
RTWI i
Return, place immediate to W Stack
PC, i
W
None
11001n nnnnnnnn JUMP n
JUMP to address n
PC
None
Note :
W
: Working register b :
Bit position
WT
: Watchdog timer
t :
Target
TMODE : TMODE mode register
0
:
Working register
CPIO
: Control I/O port register
1 :
General register
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 7 2005/6 VER1.3
TF
: Timer overflow flag
R :
General register address
PF
: Power loss flag
C :
Carry flag
PC
: Program Counter
HC :
Half carry
OSC
: Oscillator
Z
:
Zero flag
Inclu.
: Inclusive `
'
/
:
Complement
Exclu.
: Exclusive `
'
x
:
Don't care
AND
: Logic AND `
'
i
:
Immediate data ( 8 bits )
n
:
Immediate address
9. Electrical Characteristics
(A) Operating Voltage & Frequency
V
dd
2.3V ~ 5.5 V
Frequency
0 Hz ~ 20 MHz
(B) Input Voltage
@ V
dd
5.0 V, Temperature
25
Port
Min.
Max.
V
il
PA, PB
RTCC, /MCLR
V
ss
V
ss
1.0 V
1.0V
V
ih
PA, PB
RTCC, /MCLR
2.0 V
3.5 V
V
dd
V
dd
Threshold Voltage :
Port A, Port B V
th
1.5V
RTCC, /MCLR V
il
1.8 V, V
ih
3.4 V (Schmitt Trigger)
(C) Output Voltage
@ V
dd
5.0 V, Temperature
25
, the typical value as followings :
PA, PB Port
I
oh
20.0 mA
V
oh
3.8 V
I
ol
20.0 mA
V
ol
0.4 V
I
oh
5.0 mA
V
oh
4.7 V
I
ol
5.0 mA
V
ol
0.1 V
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 8 2005/6 VER1.3
(D) Leakage Current
@ V
dd
5.0 V, Temperature
25
, the typical value as followings :
I
il
0.1
A (Max.)
I
ih
0.1
A (Max.)
(E) Sleep Current
@WDT
Disable, Temperature
25
, the typical value as followings :
V
dd
2.3 V
I
dd
1.0
A
V
dd
3.0 V
I
dd
1.0
A
V
dd
4.0 V
I
dd
1.0
A
V
dd
5.0 V
I
dd
1.0
A
V
dd
5.5 V
I
dd
1.0
A
@WDT
Enable, Temperature
25
, the typical value as followings :
V
dd
2.3 V
I
dd
1.0
A
V
dd
3.0 V
I
dd
4.0
A
V
dd
4.0 V
I
dd
9.0
A
V
dd
5.0 V
I
dd
18.0
A
V
dd
5.5 V
I
dd
24.0
A
(F) Operating Current
Temperature
25
, the typical value as followings :
(i) OSC Type
RC ; WDT
Enable; @ V
dd
5.0 V
Cext. (F)
Rext. (Ohm)
Frequency (Hz)
Current (A)
4.7 K
12.0M
1.5 mA
10.0 K
6.0 M
0.8mA
3P
47.0 K
1.34 M
260
A
100.0 K
700 K
180
A
300.0 K
230 K
125
A
470.0 K
145 K
120
A
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 9 2005/6 VER1.3
Cext. (F)
Rext. (Ohm)
Frequency (Hz)
Current (A)
4.7 K
6.0M
0.82 mA
10.0 K
3.0 M
470
A
20P
47.0 K
735 K
180
A
100.0 K
345 K
140
A
300.0 K
116 K
120
A
470.0 K
72 K
110
A
4.7 K
2.0 M
340
A
10.0 K
1.1 M
220
A
100P
47.0 K
230 K
120
A
100.0 K
110 K
105
A
300.0 K
37 K
95
A
470.0 K
23 K
93
A
4.7 K
955 K
195
A
10.0 K
460 K
140
A
300P
47.0 K
98 K
100
A
100.0 K
47 K
93
A
300.0 K
15 K
90
A
470.0 K
10 K
88
A
(ii) OSC Type
LF (C=20 p); WDT
Disable
Voltage/Frequency
32 K
455 K
1 M
Sleep
2.3 V
2.5
A
X
@2.6V 40
1.0
A
3.0 V
4.5
A
32
A
50
A
1.0
A
4.0 V
11
A
60
A
90
A
1.0
A
5.0 V
27
A
90
A
140
A
1.0
A
5.5 V
39
A
135
A
164
A
1.0
A
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 10 2005/6 VER1.3
(iii) OSC Type
XT (C=10 p); WDT
Enable
Voltage/Frequency
1 M
4 M
10 M
Sleep
2.1 V
48
A
140
A
310
A
1.0
A
3.0 V
110
A
260
A
550
A
4
A
4.0 V
220
A
450
A
880
A
9
A
5.0 V
350
A
680
A
1.30 mA
18
A
5.5 V
590
A
870
A
1.39 mA
24
A
(iv) OSC Type
HF (C=10 p); WDT
Enable
Voltage/Frequency
4 M
10 M
20 M
Sleep
2.1 V
160
A
350
A
610
A
1.0
A
3.0 V
345
A 620
A
1.10 mA
4
A
4.0 V
550
A
1.00 mA
1.70 mA
9
A
5.0 V
850
A
1.50 mA
2.40 mA
18
A
5.5 V
922
A
1.58mA
2.65 mA
24
A
(G) Power Edge-detector Reset Voltage (Not in Sleep Mode), @ V
dd
5.0 V
V
pr
1.2~1.3 V
V
pr
V
dd
(Power Supply)
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 11 2005/6 VER1.3
(H) The basic WDT time-out cycle time
@ V
dd=
5.0v ,Temperature
25
, the typical value as followings :
Voltage (V)
Basic WDT time-out cycle time (ms)
2.3
27.5
3.0
24.0
4.0
21.0
5.0
19.0
5.5
17.5
(I) MCLRB Filter
@ V
dd=
5.0v
Wm
1.2us Wm : Filter pulse width (low) in /MCLR pin.
10. Port A and Port B Equivalent Circuit
Working Register
I/O Control
Write
Data Bus
Read
Data O/P
Latch
D
CK
D
I/O
Control
Latch
CK
Q
B
Q
Q
CK
Q
B
D
Input Resistor
Port I/O Pin
Data I/P
Latch
TTL Input Level
Data I/P
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 12 2005/6 VER1.3
11. MCLRB and RTCC Input Equivalent Circuit
R 1 K
Schmitt Trigger
MCLRB
R
1 K
Schmitt Trigger
RTCC
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 13 2005/6 VER1.3
12. Block Diagram
Stack Two Levels
Program Counters
Oscillator Circuit
Power on Reset
Power Down Reset
8-bit Timer/Counter
EPROM
102414 (MDT2010)
Instruction
Register
Instruction
Decoder
Working Register
ALU
Prescale
RAM
258
Special Register
Control Circuit
Status Register
WDT/OST
Timer
Port A
Port B
OSC1 OSC2
MCLR
Data 8-bit
RTCC
9 or10 bits
9 or 10 bits
14 bits
Port
PA0~PA3
4 bits
Port
PB0~PB7
8 bits
D0~D7
MDT2010(IB)
This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw
P. 14 2005/6 VER1.3
13. External Capacitor Selection For Crystal Oscillator
@ V
dd
3.0V~5.0 V
Osc. Type
Resonator Freq.
C1
C2
20 MHz
5 pF ~10 pF
10 pF~20 pF
HF
10 MHz
10 pF ~50 pF
20 pF ~100 pF
4 MHz
10 pF ~30 pF
20 pF ~100 pF
10 MHz
10 pF ~30 pF
10 pF ~50 pF
XT
4 MHz
10 pF ~50 pF
10 pF ~100 pF
1 MHz
10 pF ~30 pF
10 pF ~50 pF
1 MHz
5 pF ~10 pF
5 pF ~10 pF
LF
455 K
10 pF ~50 pF
10 pF ~50 pF
32 K
10 pF ~30 pF
20 pF ~50 pF
MDT2010
OSC1
OSC2
C1
C2
To increase the stability of oscillator and the ability of anti-noise, the above values of the external capacitor range
can be recommended for reference, but the higher capacitance also increases the start-up time.
PDF 
ZIP