1
P/N:PM0171
REV. 2.6, JUL. 29, 2003
FEATURES
Bit organization
- 1M x 8 (byte mode)
- 512K x 16 (word mode)
Fast access time
- Random access: 90ns (max.)
- Page access: 50ns (max.)
Current
- Operating: 60mA
- Standby: 100uA
Supply voltage
- 5V
10%
Package
- 44 pin SOP (500mil)
- 42 pin PDIP (600mil)
PIN CONFIGURATION
44 SOP
PIN DESCRIPTION
Symbol
Pin Function
A0~A18
Address Inputs
D0~D7
Data Outputs
CE
Chip Enable Input
OE
Output Enable Input
VCC
Power Supply Pin
VSS
Ground Pin
NC
No Connection
ORDER INFORMATION
Part No.
Access Page Access Package
Time
Time
MX23C8111MC-90
90ns
50ns
44 pin SOP
MX23C8111MC-10 100ns
50ns
44 pin SOP
MX23C8111MC-12 120ns
60ns
44 pin SOP
MX23C8111PC-10
100ns
50ns
42 pin PDIP
MX23C8111PC-12
120ns
60ns
42 pin PDIP
MODE SELECTION
CE
OE
Byte
D15/A-1
D0~D7
D8~D15
Mode
Power
H
X
X
X
High Z
High Z
-
Stand-by
L
H
X
X
High Z
High Z
-
Active
L
L
H
Output
D0~D7
D8~D15
Word
Active
L
L
L
Input
D0~D7
High Z
Byte
Active
42 PDIP
MX23C8111
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
NC
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
D14
D6
D13
D5
D12
D4
VCC
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
NC
NC
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A1
D7
D14
D6
D13
D5
D12
D4
VCC
MX23C8111
MX23C8111
8M-BIT MASK ROM (8/16 BIT OUTPUT)
2
P/N:PM0171
REV. 2.6, JUL. 29, 2003
MX23C8111
ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Ratings
Voltage on any Pin Relative to VSS
VCC
-0.3V to 7.0V
Input Voltage
VI
-0.3V to VCC + 0.5V
Output Voltage
VO
-0.3V to VCC + 0.5V
Ambient Operating Temperature
Topr
0
C to 70
C
Storage Temperature
Tstg
-65
C to 125
C
BLOCK DIAGRAM
DC CHARACTERISTICS (Ta = 0
C ~ 70
C, VCC = 5V
10%)
Item
Symbol
MIN.
MAX.
Conditions
Output High Voltage
VOH
2.4V
-
IOH = -1.0mA
Output Low Voltage
VOL
-
0.4V
IOL = 2.1mA
Input High Voltage
VIH
2.2V
VCC+0.3V
Input Low Voltage
VIL
-0.3V
0.8V
Input Leakage Current
ILI
-
10uA
0V, VCC
Output Leakage Current
ILO
-
10uA
0V, VCC
Operating Current
ICC1
-
60mA
f=10MHz, all output open
Standby Current (TTL)
ISTB1
-
1mA
CE=VIH
Standby Current (CMOS)
ISTB2
-
100uA
CE> VCC - 0.2V
Input Capacitance
CIN
-
10pF
Ta = 25
C, f = 1MHZ
Output Capacitance
COUT
-
10pF
Ta = 25
C, f = 1MHZ
Address
Buffer
Memory
Array
Page
Buffer
Page
Decoder
Word/
Byte
Output
Buffer
D0
D15/(D7)
A3
A18
A0/(A-1)
A2
CE
BYTE
OE
3
P/N:PM0171
REV. 2.6, JUL. 29, 2003
MX23C8111
AC CHARACTERISTICS (Ta = 0
C ~ 70
C, VCC = 5V
10%)
Item
Symbol
23C8111-90
23C8111-10
23C8111-12
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Read Cycle Time
tRC
90ns
-
100ns
-
120ns
-
Address Access Time
tAA
-
90ns
-
100ns
-
120ns
Chip Enable Access Time
tACE
-
90ns
-
100ns
-
120ns
Page Mode Access Time
tPA
-
50ns
-
50ns
-
60ns
Output Enable Time
tOE
-
50ns
-
50ns
-
60ns
Output Hold After Address
tOH
0ns
-
0ns
-
0ns
-
Output High Z Delay
tHZ
-
20ns
-
20ns
-
20ns
Note:Output high-impedance delay (tHZ) is measured
from OE or CE going high, and this parameter guaran-
teed by design over the full voltage and temperature op-
erating range - not tested.
AC Test Conditions
Input Pulse Levels
0.4V~2.7V for 90ns and 100ns
speed grade
0.4V~2.4V for 120ns speed
grade
Input Rise and Fall Times 10ns
Input Timing Level
1.5V
Output Timing Level
0.8V and 2.0V
Output Load
See Figure
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
DOUT
C<100pF
IOL (load)=2.1mA
IOH (load)=-1mA
4
P/N:PM0171
REV. 2.6, JUL. 29, 2003
MX23C8111
TIMING DIAGRAM
Access Timing (Normal Access)
Page Read
A3-A18
(A-1),A0,A1,A2
DATA
Note: CE, OE are enable.
Page size is 8 words in 16-bit mode, 16 bytes in 8-bit mode.
VALID ADD
VALID
1'st ADD
2'nd ADD
tPA
tAA
3'rd ADD
VALID
VALID
tACE
tAA
tOH
tHZ
ADD
ADD
ADD
ADD
CE
OE
DATA
VALID
VALID
VALID
tRC
tOE
5
P/N:PM0171
REV. 2.6, JUL. 29, 2003
MX23C8111
PACKAGE INFORMATION
PDF 
ZIP