KL5KUSB115
Kawasaki LSI
2570 North First Street
Suite 301
San Jose, CA 95131
Tel: (408) 570-0555
Fax: (408) 570-0567
www.klsi.com
1
Ver. 1.6
USB to Serial
Description
The Kawasaki USB to Serial enables your system to have the capability to communicate between the
USB (Universal Serial Bus) port and serial port peripherals. This device meets the USB 1.0/1.1 and
standard serial port specifications. All the advantages of USB are available to peripherals with serial port
interface such as plug and play capabilities. With the USB Standard of high-speed data transfers, this
device is ideal for connections to high-speed modems or ISDN terminal adapters. Kawasaki's device and
software enable the USB interface to be transparent to the peripheral and requires no firmware changes.
This makes it possible for peripherals with serial interfaces to easily interface with USB with minimum
modifications. This feature is ideal for Legacy applications.
Features
Advanced 16 Bit processor for USB transaction
processing and control data processing
Compliant with the USB 1.0/1.1 (Universal
Serial Bus)
Serial Port
230kbps
128 byte FIFO
Plug and Play compatible
I
2
C interface
Utilizes low cost external crystal circuitry
1.5K x 16 internal RAM buffer for fast
communications
Debug UART for debug and code development
USB host device drivers available
Single-chip solution in a 100 pin LQFP
Block Diagram
PLL & Clock
Generator
16 Bit Address / Data Bus
16 Bit
Processor
Serial
Interface
Engine
RAM
(3KB)
Timer 0
USB
Interface
Mask
ROM
EEPROM
Serial
Interface
Timer 1
VP
VM
CLK
X2
SCL
SDA
Watchdog
Timer
Debug
UART
Txd
Rxd
DTR
RTS
DCD
DSR
Txd
Rxd
CTS
RI
Serial
Interface
(4)
Channel 1
KL5KUSB115
Kawasaki LSI
2570 North First Street
Suite 301
San Jose, CA 95131
Tel: (408) 570-0555
Fax: (408) 570-0567
www.klsi.com
3
Ver. 1.6
USB to Serial
Pin #
LQFP
I/O
Pin Name
Description
1
VDD
VDD
2
IN/OUT
SDA*
Serial EEPROM serial data. Connect to EEPROM/SDA
3
IN
PU#1*
Pull up to USB +Pin for High Speed
4
N/C
No Connect
5
N/C
No Connect
6
N/C
No Connect
7
N/C
No Connect
8
N/C
No Connect
9
N/C
No Connect
10
N/C
No Connect
11
N/C
No Connect
12
OUT
nPWR_DWN*
Active low Powerdown mode signal
13
GND
GND
14
OUT
UART1_Txd*
Transmit Data
15
IN
UART1_Rxd*
Receive Data
16
OUT
UART1_RTS*
Request To Send
17
OUT
UART1_DTR*
Data Terminal Ready
18
IN
UART1_CTS*
Clear To Send
19
IN
UART1_DSR*
Data Set Ready
20
IN
UART1_DCD*
Data Carrier Detect
21
IN
UART1_RI*
Ring Indicate
22
OUT
nTXD
Debug UART Txd
23
GND
USB GND
24
IN/OUT
VP
USB + Pin
25
IN/OUT
VM
USB - Pin
26
VDD
USB VDD
27
IN
UART4_RI*
Ring Indicate
28
OUT
SCL*
Serial EEPROM clock. Connect to EEPROM/SCL
29
GND
GND
30
IN
VCO_IN
PLL VCO In
31
OUT
CP_OUT
PLL VCO Out
32
VDD
VDD
33
IN
PLLEN*
PLL Enable
34
IN
nRXD*
Debug UART Rxd
35
N/C
no connection
36
N/C
no connection
37
N/C
No Connect
38
N/C
No Connect
39
N/C
No Connect
40
N/C
No Connect
41
N/C
No Connect
42
N/C
No Connect
43
N/C
No Connect
44
N/C
No Connect
45
N/C
No Connect
46
GND
GND
47
IN
CLK
12MHz Clock/Crystal Input
48
OUT
X2
12MHz Crystal Output
KL5KUSB115
Kawasaki LSI
2570 North First Street
Suite 301
San Jose, CA 95131
Tel: (408) 570-0555
Fax: (408) 570-0567
www.klsi.com
4
Ver. 1.6
USB to Serial
Pin #
LQFP
I/O
Pin Name
Description
49
OUT
XA_15
External Address Pin
50
VDD
VDD
51
VDD
VDD
52
OUT
XA_14
External Address Pin
53
OUT
XA_0
External Address Pin
54
OUT
nXBHE
External byte High Enable (Active low)
55
GND
GND
56
OUT
nXRAMSEL
External RAM CS (Active low)
57
N/C
No Connect
58
N/C
No Connect
59
N/C
No Connect
60
N/C
No Connect
61
N/C
No Connect
62
N/C
No Connect
63
OUT
nXRD
External Memory Read (Active low)
64
OUT
nXWR
External Memory Write (Active low)
65
OUT
nXROMSEL
External ROM CS (Active low)
66
IN
nNRESET
Reset Pin
67
IN
nNTST*
Test Pin, Disconnect for Normal Operation
68
GND
GND
69
OUT
XA_1
External Address Pin
70
OUT
XA_2
External Address Pin
71
OUT
XA_3
External Address Pin
72
OUT
XA_4
External Address Pin
73
OUT
XA_5
External Address Pin
74
OUT
XA_6
External Address Pin
75
OUT
XA_7
External Address Pin
76
OUT
XA_8
External Address Pin
77
OUT
XA_9
External Address Pin
78
OUT
XA_10
External Address Pin
79
OUT
XA_11
External Address Pin
80
OUT
XA_12
External Address Pin
81
OUT
XA_13
External Address Pin
82
GND
GND
83
IN/OUT
XD_0*
External Data Pins
84
IN/OUT
XD_1*
External Data Pins
85
IN/OUT
XD_2*
External Data Pins
86
IN/OUT
XD_3*
External Data Pins
87
IN/OUT
XD_4*
External Data Pins
88
IN/OUT
XD_5*
External Data Pins
89
IN/OUT
XD_6*
External Data Pins
90
IN/OUT
XD_7*
External Data Pins
91
IN/OUT
XD_8*
External Data Pins
92
IN/OUT
XD_9*
External Data Pins
93
IN/OUT
XD_10*
External Data Pins
94
IN/OUT
XD_11*
External Data Pins
95
IN/OUT
XD_12*
External Data Pins
96
IN/OUT
XD_13*
External Data Pins
97
GND
GND
KL5KUSB115
Kawasaki LSI
2570 North First Street
Suite 301
San Jose, CA 95131
Tel: (408) 570-0555
Fax: (408) 570-0567
www.klsi.com
5
Ver. 1.6
USB to Serial
Pin #
LQFP
I/O
Pin Name
Description
98
IN/OUT
XD_14*
External Data Pins
99
IN/OUT
XD_15*
External Data Pins
100
VDD
VDD
*Pins are 5V tolerant.
Function Description
16 Bit Processor
The integrated 16 bit processor serves as a micro controller for USB peripherals. The processor
can execute approximately five million instructions per second. With this processing power it
allows the design of intelligent peripherals that can process data prior to passing it on to the host
PC, thus improving overall performance of the system. The masked ROM in the this device or
external memory contains a specialized instruction set that has been designed for highly efficient
coding of processing algorithms and USB transaction processing.
The 16-bit processor is designed for efficient data execution by having direct access to the RAM
Buffer, external memory, I/O interfaces, and all the control and status registers
The processor supports prioritized vectored hardware interrupts and has as many as 240
software interrupt vectors.
The processor provides six addressing modes, supporting memory-to-memory, memory-to-
register, register-to-register, immediate-to-register or immediate-to-memory operations. Register,
direct, immediate, indirect, and indirect indexed addressing modes are supported. In addition,
there is an auto-increment mode in which a register, used as an address pointer is automatically
incremented after each use, making repetitive operations more efficient both from a programming
and a performance standpoint.
The processor features a full set of program control, logical, and integer arithmetic instructions.
All instructions are sixteen bits wide, although some instructions require operands, which may
occupy another one or two words. Several special " short immediate" instructions are available,
so that certain frequently used operations with small constant operand will fit into a 16-bit
instruction.
The Processor Divide/Multiply function
The processor's divide/multiply function contains all the instructions of the base processor that
additionally includes integer divide and multiply instructions. A signed multiply instructions takes
two 16-bit operands and returns a 32-bit result. A signed divide instruction divides a 32-bit
operand by a 16-bit operand.
RAM Buffer
PDF 
ZIP