www.docs.chipfind.ru
NOT RECOMMENDED FOR NEW
Data Sheet No. PD94712
IR3088
XPHASE
TM
PHASE IC WITH FAULT AND OVERTEMP DETECT
DESCRIPTION
The IR3088 Phase IC combined with an IR XPhase
TM
Control IC provides a full featured and flexible way to
implement power solutions for the latest high performance CPUs and ASICs. The "Control" IC provides
overall system control and interfaces with any number of "Phase" ICs which each drive and monitor a single
phase of a multiphase converter. The XPhase
TM
architecture results in a power supply that is smaller, less
expensive, and easier to design while providing higher efficiency than conventional approaches.
The IR3088 is intended for the following application conditions:
Excessive impedance between converter and load
Output voltage exceeding the control IC reference/VID voltage
FEATURES
2.5A Average Gate Drive Current
Loss-Less Inductor Current Sense
Internal Inductor DCR Temperature Compensation
Programmable
Phase
Delay
Programmable Feed-Forward Voltage Mode PWM Ramp
Sub 100ns Minimum Pulse Width supports 1MHz per-phase operation
Current Sense Amplifier drives a single wire Average Current Share Bus
Current Share Amplifier reduces PWM Ramp slope to ensure sharing between phases
Body Braking
TM
disables Synchronous MOSFET for improved transient response and prevents negative
output voltage at converter turn-off
Phase Fault Detection
Programmable Phase Over-Temperature Detection
Control FET driver's 25V input voltage capability simplifies boot-strap supply design
Small thermally enhanced 20L MLPQ package
PACKAGE PINOUT
CS
IN
+
16
VCCL
11
VC
C
10
ISHARE
5
PW
M
R
M
P
8
LGN
D
9
GATEL
12
PGND
13
EAI
N
7
SC
OM
P
6
VRHOT
4
HOTSET
3
PH
SF
L
T
18
CS
IN-
17
VCCH
15
GATEH
14
RMPIN-
2
RMPIN+
1
BI
ASI
N
20
DA
C
I
N
19
IR3088
PHASE
IC
Page 1 of
34 9/30
/04
DESIGNS. REPLACE WITH IR3088A
IR3088
ORDERING INFORAMATION
Device Order
Quantity
IR3088MTR
3000 per reel
* IR3088M
100 piece strips
* Samples only
ABSOLUTE MAXIMUM RATINGS
Operating Junction Temperature.................150
o
C
Storage Temperature Range......................-65
o
C to 150
o
C
ESD Rating.............................................HBM Class 1C JEDEC standard
PIN #
PIN NAME
V
MAX
V
MIN
I
SOURCE
I
SINK
1 RMPIN+
20V
-0.3V
1mA
1mA
2 RMPIN-
20V
-0.3V
1mA
1mA
3 HOTSET
20V
-0.3V
1mA
1mA
4 VRHOT
20V
-0.3V
1mA
30mA
5 ISHARE
20V
-0.3V
5mA
5mA
6 SCOMP
20V
-0.3V
1mA
1mA
7 EAIN
20V
-0.3V
1mA
1mA
8 PWMRMP
20V
-0.3V
1mA
20mA
9 LGND
n/a
n/a
50mA
n/a
10 VCC
24V
-0.3V
n/a
50mA
11
VCCL
27V
-0.3V
n/a
3A for 100ns,
200mA DC
12
GATEL
27V
-0.3V DC, -2V for
100ns
3A for 100ns,
200mA DC
3A for 100ns,
200mA DC
13
PGND
0.3V
-0.3V
3A for 100ns,
200mA DC
n/a
14
GATEH
27V
-0.3V DC, -2V for
100ns
3A for 100ns,
200mA DC
3A for 100ns,
200mA DC
15
VCCH
27V
-0.3V
n/a
3A for 100ns,
200mA DC
16 CSIN+
20V
-0.3V
1mA
1mA
17 CSIN-
20V
-0.3V
1mA
1mA
18 PHSFLT
20V
-0.3V
1mA
20mA
19 DACIN
20V
-0.3V
1mA
1mA
20 BIASIN
20V
-0.3V
1mA
1mA
Page 2 of
34 9/30
/04
IR3088
ELECTRICAL SPECIFICATIONS
Unless otherwise specified, these specifications apply over: 8.4V
V
CC
14V, 6V
V
CCH
25V, 6V
V
CCL
14V, 0
o
C
T
J
125
o
C, C
GATEH
= 3.3nF, C
GATEL
= 6.8nF
PARAMETER TEST
CONDITION
MIN
TYP
MAX
UNIT
Gate Drivers
GATEH Rise Time
VCCH = 12V, Measure 2V to 9V
transition time
22
50 ns
GATEH Fall Time
VCCH = 12V, Measure 9V to 2V
transition time
22
50 ns
GATEL Rise Time
VCCL = 12V, Measure 2V to 9V
transition time
50
75 ns
GATEL Fall Time
VCCL = 12V, Measure 9V to 2V
transition time
50
75 ns
GATEL low to GATEH high
delay
VCCH = VCCL = 12V, Measure the time
from GATEL falling to 1V to GATEH
rising to 1V
10 25 50 ns
GATEH low to GATEL high
delay
VCCH = VCCL = 12V, Measure the time
from GATEH falling to 1V to GATEL
rising to 1V
10 25 50 ns
Disable Pull-Down Current
Force GATEH or GATEL = 2V with
BIASIN = 0V
15 25 40
A
Current Sense Amplifier
CSIN+ Bias Current
-0.5
-0.25
0
A
CSIN- Bias Current
-0.5
-0.25
0
A
Input Offset Voltage
CSIN+ = CSIN- = DACIN. Measure input
referred offset from DACIN
-3 0.5 5 mV
Gain at T
J
= 25
o
C
32
34
36
V/V
Gain at T
J
= 125
o
C
27
29
31
V/V
Slew Rate
Current Sense Amplifier output is an
internal node. Slew rate at the ISHARE
pin will be set by the internal 10k
resistor and any stray external
capacitance
12.5 V/
s
Differential Input Range
-20
100
mV
Common Mode Input Range
0
4
V
Rout at T
J
= 25
o
C
7.9
10.5
13.1
k
Rout at T
J
= 125
o
C
9.3
12.4
15.5
k
Ramp Discharge Clamp
Clamp Voltage
Force I(PWMRMP) = 500
A. Measure
V(PWMRMP) V(DACIN)
-10 5 20 mV
Clamp Discharge Current
4
8
mA
Page 3 of
34 9/30
/04
IR3088
PARAMETER TEST
CONDITION
MIN
TYP
MAX
UNIT
Ramp Comparator
Input Offset Voltage
20
40
80
mV
Hysteresis
Note 1
-10
0
10
mV
RMPIN+, RMPIN- Bias Current
-1
-0.5
1
A
Propagation Delay
VCCH = 12V. Measure time from RMPIN
input (50mV overdrive) to GATEL
transition to <11V.
100 150 240 ns
PWM Comparator
PWM Comparator Input Offset
Voltage
-5
5
15
mV
EAIN & PWMRMP Bias
Current
Clamp and Current Share Adjust OFF
-1
-0.4
1
A
Propagation Delay
VCCH = 12V. Measure time from
PWMRMP input (50mV overdrive) to
GATEH transition to < 11V.
70
150
ns
Common Mode Input Range
Exceeding the Common Mode input
range results in 100% duty cycle
5
V
Share Adjust Error Amplifier
Input Offset Voltage
10
20
30
mV
Input Voltage Range
EAIN PWMRMP, Note 1
-3.5
3.5
V
PWMRMP Adjust Current
4
8
mA
Transconductance
I(PWMRMP) = 3.5mA, Note 1
0.9
1.6
2.3
A/V
SCOMP Source/Sink Current
Note 1
20
30
40
A
SCOMP Activation Voltage
Amount SCOMP must increase from its
minimum voltage until the Ramp Slope
Adjust current equals = 10
A
60 150 300 mV
PWMRMP Min Voltage
I(PWMRMP) = 500
A
150 225 350 mV
0% Duty Cycle Comparator
Threshold Voltage
Compare to V(DACIN)
88
91
94
%
Propagation Delay
VCCL = 12V. Measure time from EAIN <
0.9 x V(DACIN) (200mV overdrive) to
GATEL transition to < 11V. Note 1.
100
150 ns
Phase Fault Comparator
Threshold Voltage
Compare to V(DACIN)
88
91
94
%
Output Voltage
I(PHSFLT) = 4mA
300
400
mV
PHSFLT Leakage Current
V(PHSFLT) = 5.5V
0
10
A
VRHOT Comparator
HOTSET Bias Current
-2
-0.5
1
A
Output Voltage
I(VRHOT) = 29mA
150
400
mV
VRHOT Leakage Current
V(VRHOT) = 5.5V
0
10
A
Threshold Hysteresis
T
J
85
o
C 3.0
7.0
9.0
o
C
MIN TYP MAX
Threshold Voltage
T
J
85
o
C 4.73mV/
o
C x T
J
+
1.176V
4.73mV/
o
C x T
J
+
1.241V
4.73mV/
o
C x T
J
+
1.356V
V
Page 4 of
34 9/30
/04
IR3088
PARAMETER TEST
CONDITION
MIN
TYP
MAX
UNIT
General
VCC Supply Current
10
14
mA
VCCL Supply Current
2.5
5
mA
VCCH Supply Current
6V
V
CCH
14V
5.5
8
mA
14V
V
CCH
25V
6.5
10
mA
BIASIN Bias Current
-5
-2.5
2
A
DACIN Bias Current
-2
-0.5
1
A
Note 1: Guaranteed by design, but not tested in production
PIN DESCRIPTION
PIN#
PIN SYMBOL PIN DESCRIPTION
1
RMPIN+
Non-inverting input to Ramp Comparator
2
RMPIN-
Inverting input to Ramp Comparator
3
HOTSET
Inverting input to VRHOT comparator. Connect resistor divider from VBIAS to LGND
to program VRHOT threshold. Diode or thermistor may be substituted for lower
resistor for enhanced/remote temperature sensing.
4
VRHOT
Open Collector output of the VRHOT comparator which drives low if IC junction
temperature exceeds the user programmable limit. Connect external pull-up.
5
ISHARE
Output of the Current Sense Amplifier and input to the Share Adjust Error Amplifier.
Voltage on this pin is equal to V(DACIN) + 34 * [V(CSIN+) V(CSIN-)]. Connecting
ISHARE pins together creates a Share Bus enabling current sharing between Phase
ICs. The Share bus is also used by the Control IC for voltage positioning and Over-
Current protection.
6
SCOMP
Compensation for the Current Share control loop. Connect a capacitor to ground to se
the control loop's bandwidth.
7
EAIN
PWM comparator input from the error amplifier output of Control IC. Both Gate Driver
outputs drive low if the voltage on this pin is less than 91% of V(DACIN).
8
PWMRMP
PWM comparator ramp input. Connect a resistor from this pin to the converter input
voltage and a capacitor to LGND to program the PWM ramp.
9
LGND
Signal ground and IC substrate connection
10
VCC
Power for internal circuitry
11
VCCL
Power for Low-Side Gate Driver
12
GATEL
Low-Side Gate Driver Output and input to GATEH non-overlap comparator
13
PGND
Return for Gate Drivers
14
GATEH
High-Side Gate Driver Output and input to GATEL non-overlap comparator
15
VCCH
Power for High-Side Gate Driver
16
CSIN+
Non-inverting input to the Current Sense Amplifier
17
CSIN-
Inverting input to the Current Sense
18
PHSFLT
Open Collector output of the Phase Fault comparator. Drives low if Phase current is
unable to match the level of the SHARE bus due to an external fault. Connect externa
pull-up.
19
DACIN
Reference voltage input from the Control IC. Current sensing and PWM operation
referenced to this pin.
20
BIASIN
System reference voltage for internal circuitry
Page 5 of
34 9/30
/04
Document Outline
PDF 
ZIP