2001 IMP, Inc.
408-432-9100/www.impweb.com
1
IMP6303
IMP6303
P
OWER
M
ANAGEMENT
Key Features
Applications
3-Pin Microcontroller
Power Supply Supervisor
N Embedded controllers
N Battery operated systems
N Intelligent instruments
N Wireless communication systems
N PDAs and handheld equipment
N Monitor 4.0V supply
N 140ms min. reset pulse width
N Active-low reset valid with 1.1V supply
N Small 3-pin SOT-23 package
N Small 3-pin TO-92 package
N Small 5-pin SOT-23-5 package
N No external components
N Specified over full temperature range
-- 40C to 105C
Block Diagrams
IMP6303
VCC
VCC
VCC
GND
GND
RESET
(RESET)
6303_01.eps
P
RESET
Input
The IMP6303 is a 4.0V power supply supervisor circuits optimized for low-
power microprocessor (P), microcontroller (C) and digital systems.
A reset signal is issued if the power supply voltage drops below a preset
reset threshold and is asserted for at least 140ms after the supply has
risen above the reset threshold. The IMP6303 has an active-low RESET
output that is guaranteed to be in the correct state for V
CC
down to 1.1V.
The reset comparator is designed to ignore fast transients on V
CC
.
Low supply current makes the IMP6303 ideal for use in portable and
battery operated equipment. The IMP6303 is available in a compact 3-pin
SOT23, TO-92 and 5 pin SOT23-5 packages.
I M P 6 3 0 3
I M P 6 3 0 3
2
408-432-9100/www.impweb.com
2001 IMP, Inc.
S
Ordering Information
Pin Configuration
IMP6303
V
CC
GND
3
1
2
(RESET) RESET
6303_02.eps
SOT-23
6303_06.eps
1
2
3
V
CC
GND
IMP6303
RESET (RESET)
TO-92
IMP6303
NC
NC
1
V
CC
5
3
4
GND
2
6303_07.eps
RESET (RESET)
SOT-23-5
Package Marking
2
Part Number
1
Reset Threshold (V)
Temperature Range
Pin-Package
(XX Lot Code)
IMP6303 Active LOW Reset
IMP6303JEUR-T
4.00
40C to +105C
3-SOT23
CWXX
Notes:
1. Tape and Reel packaging is indicated by the -T designation.
2. Devices may also be marked with full part number: 6303L, 6303M etc. XX refers to lot.
Related Products
IM6303
IMP6303
IMP6303
Max. Supply Current
15A
15A
15A
Package Pins
3
3
5
Package Type
SOT-23
TO-92
SOT-23-5
Active-LOW RESET output
I
I
I
I M P 6 3 0 3
I M P 6 3 0 3
2001 IMP, Inc.
Microprocessor Supervisor
3
Parameter
Symbol Conditions
Min
Typ
Max
Units
Input Voltage (V
CC
) Range
V
CC
T
A
= 0C to 70C
1.1
5.5
V
T
A
= 40C to 105C
1.2
5.5
Supply Current
I
CC
T
A
= 40C to 85C
V
CC
< 4.0V
9
15
A
Reset Threshold
V
TH
T
A
= 25C
3.93
4.00
4.06
T
A
= 40C to 85C
3.89
4.10
T
A
= 85C to 105C
3.80
4.20
Reset Threshold Stability
30
ppm/C
V
CC
to Reset Delay
V
CC
= V
TH
to V
TH
- 100mV
20
s
Reset Active Timeout Period
V
OL
T
A
= 40C to 85C
140
240
560
ms
T
A
= 85C to 105C
100
840
Low RESET Output Voltage
V
OL
V
CC
= V
TH
min., I
SINK
= 1.2mA
0.3
V
V
CC
= V
TH
min., I
SINK
= 3.2mA
0.4
V
CC
> 1.1V, I
SINK
= 50A
0.3
High RESET Output Voltage
V
OH
V
CC
> V
TH
max., I
SOURCE
= 500A
0.8V
CC
V
V
CC
> V
TH
max., I
SOURCE
= 800A
V
CC
-1.5
Absolute Maximum Ratings
Pin Terminal Voltage with Respect to Ground
V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3V to 6.0V
RESET, RESET . . . . . . . . . . . . . . . . . . . . . . . . . 0.3V to (V
CC
+ 0.3V)
Input Current at V
CC
. . . . . . . . . . . . . . . . . . . 20mA
Output Current: RESET, RESET . . . . . . . . . 20mA
Rate of Rise at V
CC
. . . . . . . . . . . . . . . . . . . . 100V/s
Power Dissipation (T
A
= 70
C) . . . . . . . . . . 320mW
(Derate 4mW/C above 70
C)
Operating Temperature Range . . . . . . . . . . 40C to 105C
Storage Temperature Range . . . . . . . . . . . . . 65C to 160C
Lead Temperature (soldering, 10 sec) . . . . . 300C
Electrical Characteristics
These are stress ratings only and functional operation is not implied.
Exposure to absolute maximum ratings for prolonged time periods may
affect device reliability
Unless otherwise noted V
CC
is over the full voltage range, T
A
= 40C to 105C.
Typical values at T
A
= 25C, V
CC
= 5V for L/M/J devices.
Notes:
1. Production testing done at T
A
= 25C. Over-temperature specifications guaranteed by design only.
2. RESET output is active LOW for the IMP6303.
I M P 6 3 0 3
I M P 6 3 0 3
4
408-432-9100/www.impweb.com
2001 IMP, Inc.
S
Pin Descriptions
Name
Function
GND
Ground
RESET
RESET is asserted LOW if V
CC
falls below the reset threshold and remains LOW for the
240ms typical reset timeout period (140ms minimum) after V
CC
exceeds the threshold.
V
CC
Power supply input voltage.
5V
0V
5V
0V
V
CC
V
TH
RESET
140ms
minimum
Active Reset
Timeout Period
IMP6303
6303_03.eps
Reset Timing
The reset signal is assertedLOW when the V
CC
signal falls below
the threshold trip voltage and remains asserted for 140ms mini-
mum after the V
CC
has risen above the threshold.
Detailed Descriptions
Figure 1. Reset Timing Diagram
I M P 6 3 0 3
I M P 6 3 0 3
2001 IMP, Inc.
Microprocessor Supervisor
5
Negative V
CC
Transients
The IMP6303 protect Ps from brownouts and low V
CC
. Short dura-
tion transients of 100mV amplitude and 20s or less duration typi-
cally do not cause a false RESET.
Valid Reset with V
CC
under 1.1V
To ensure logic inputs connected to the IMP6303 RESET pin are in
a known state when V
CC
is under 1.1V, a 100k
pull-down
resistor at RESET is needed. The value is not critical.
Bi-directional Reset Pin Interfacing
The IMP6303 can interface with P/C bi-directional reset pins
by connecting a 4.7k
resistor in series with the IMP6303 reset
output and the P/C bi-directional reset pin.
Power
Supply
IMP6303
VCC
GND
RESET
100k
6303_04.eps
Application Information
Figure 2. RESET Valid with V
CC
Under 1.1V
Power
Supply
IMP6303
VCC
GND
GND
RESET
4.7k
6303_06.eps
Bi-directional I/O Pin
(Example: 68HC11)
BUF
Buffered
RESET
C or P
RESET
Input
Figure 3. Bi-directional Reset Pin Interfacing
I M P 6 3 0 3
I M P 6 3 0 3
6
408-432-9100/www.impweb.com
2001 IMP, Inc.
S
Package Dimensions
e1
e
D
b
SOT-23 (3-Pin).eps
L
L1
C
A A2
A1
E1
E
Plastic SOT-23 (3-Pin)
TO-92.eps
I
Bottom View
1
H
2
3
B
C
G
M
L
D
F
D
Section
A-A
Section
A-A
E
J
A
K
Plastic TO-92 (3-Pin)
E1
A A2
A1
C
E
e
D
b
e1
L
L1
SOT-23 (5-Pin).eps
Plastic SOT-23 (5-Pin)
s
e
h
c
n
I
s
r
e
t
e
m
i
l
l
i
M
n
i
M
x
a
M
n
i
M
x
a
M
)
n
i
P
-
3
(
*
3
2
-
T
O
S
c
i
t
s
a
l
P
A
5
3
0
.
0
4
4
0
.
0
9
8
.
0
2
1
.
1
1
A
4
0
0
0
.
0
4
0
0
.
0
1
0
.
0
0
1
.
0
2
A
5
3
0
.
0
0
4
0
.
0
8
8
.
0
2
0
.
1
b
2
1
0
.
0
0
2
0
.
0
0
3
.
0
0
5
.
0
c
3
0
0
.
0
8
0
0
.
0
8
0
.
0
0
2
.
0
D
0
1
1
.
0
0
2
1
.
0
0
8
.
2
4
0
.
3
E
3
8
0
.
0
4
0
1
.
0
0
1
.
2
4
6
.
2
1
E
7
4
0
.
0
5
5
0
.
0
0
2
.
1
0
4
.
1
e
C
S
B
7
3
.
0
C
S
B
5
9
.
0
1
e
C
S
B
7
0
.
0
C
S
B
0
9
.
1
L
6
1
0
.
0
4
2
0
.
0
0
4
.
0
0
6
.
0
1
L
F
E
R
1
2
0
.
0
F
E
R
4
5
.
0
0
8
0
8
)
n
i
P
-
3
(
2
9
-
O
T
A
5
7
1
.
0
5
9
1
.
0
5
4
.
4
5
9
.
4
B
0
7
1
.
0
2
9
1
.
0
2
3
.
4
6
9
.
4
C
0
0
5
.
0
0
1
6
.
0
0
7
.
2
1
9
4
.
5
1
D
6
1
0
.
0
2
2
0
.
0
6
0
4
.
0
9
5
5
.
0
E
5
9
0
.
0
5
0
1
.
0
1
4
.
2
7
6
.
2
F
5
4
0
.
0
0
6
.
0
4
1
.
1
2
5
.
1
G
5
4
.
0
0
6
0
.
0
4
1
.
1
2
5
.
1
H
5
8
0
.
0
5
9
0
.
0
6
1
.
2
1
4
.
2
I
0
3
1
.
0
5
5
1
.
0
0
3
.
3
4
9
.
3
J
4
1
0
.
0
0
2
0
.
0
5
3
.
0
1
5
.
0
K
3
9
0
.
0
5
1
1
.
0
6
3
.
2
2
9
.
2
L
5
4
0
6
5
4
0
6
M
l
a
c
i
p
y
T
8
1
1
.
0
0
0
.
3
)
n
i
P
-
5
(
*
*
3
2
-
T
O
S
c
i
t
s
a
l
P
A
7
3
0
.
0
7
5
0
.
0
5
9
.
0
5
4
.
1
1
A
1
0
0
.
0
5
0
0
.
0
5
0
.
0
5
1
.
0
2
A
5
3
0
.
0
0
5
0
.
0
0
9
.
0
0
3
.
1
b
1
1
0
.
0
9
1
0
.
0
0
3
.
0
0
5
.
0
c
3
0
0
.
0
7
0
0
.
0
8
0
.
0
0
2
.
0
D
9
0
1
.
0
7
1
1
.
0
0
8
.
2
0
0
.
3
E
1
0
1
.
0
7
1
1
.
0
0
6
.
2
0
0
.
3
1
E
8
5
0
.
0
6
6
0
.
0
0
5
.
1
0
7
.
1
e
C
S
B
7
3
0
.
0
C
S
B
5
9
.
0
1
e
C
S
B
4
7
0
.
0
C
S
B
0
9
.
1
L
3
1
0
.
0
1
2
0
.
0
5
3
.
0
5
5
.
0
1
L
F
E
R
2
0
0
.
0
F
E
R
0
6
.
0
0
8
0
8
s
p
e
.
4
0
t
_
1
1
8
1
I M P 6 3 0 3
I M P 6 3 0 3
2001 IMP, Inc.
Microprocessor Supervisor
7
IMP, Inc.
Corporate Headquarters
2830 N. First Street
San Jose, CA 95134-2071
Tel: 408-432-9100
Fax: 408-434-5904
e-mail: info@impinc.com
http://www.impweb.com
The IMP logo is a registered trademark of IMP, Inc.
All other company and product names are trademarks of their respective owners.
2001 IMP, Inc.
Printed in USA
Publication #: 1023
Revision:
A
Issue Date:
10/26/01
Type:
Preliminary
I M P 6 3 0 3
I M P 6 3 0 3
PDF 
ZIP