ChipFind - документация

Электронный компонент: 5T9070

Скачать:  PDF   ZIP
INDUSTRIAL TEMPERATURE RANGE
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
1
OCTOBER 2002
IDT5T9070
PRELIMINARY
INDUSTRIAL TEMPERATURE RANGE
2.5V SINGLE DATA RATE
1:10 CLOCK BUFFER
TERABUFFERTM JR.
DESCRIPTION:
The IDT5T9070 2.5V single data rate (SDR) clock buffer is a single-ended
input to ten single-ended outputs buffer built on advanced metal CMOS
technology. The SDR clock buffer fanout from a single input to ten single-ended
outputs reduces the loading on the preceding driver and provides an efficient
clock distribution network.
The IDT5T9070 has two output banks that can be asynchronously enabled/
disabled. Multiple power and grounds reduce noise.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2002 Integrated Device Technology, Inc.
DSC-5960/17
FEATURES:
Optimized for 2.5V LVTTL
Guaranteed Low Skew < 25ps (max)
Very low duty cycle distortion < 300ps (max)
High speed propagation delay < 2ns. (max)
Up to 200MHz operation
Very low CMOS power levels
Hot insertable and over-voltage tolerant inputs
1:10 fanout buffer
2.5V V
DD
Available in TSSOP package
FUNCTIONAL BLOCK DIAGRAM
APPLICATIONS:
Clock and signal distribution
G L
G 1
A
G 2
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
O U T P U T
C O N T R O L
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
Q
8
Q
9
Q
1 0
INDUSTRIAL TEMPERATURE RANGE
2
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
TSSOP
TOP VIEW
PIN CONFIGURATION
G2
V
DD
GL
GN D
V
DD
V
DD
V
DD
V
DD
G ND
GN D
GN D
GN D
G1
GN D
V
DD
V
DD
Q
2
Q
3
Q
1
Q
4
G ND
GN D
V
DD
V
DD
G ND
Q
5
A
Q
6
V
DD
V
DD
G ND
GN D
Q
10
Q
7
Q
9
Q
8
V
DD
V
DD
G ND
GN D
G ND
GN D
V
DD
V
DD
V
DD
GN D
NC
NC
19
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
20
21
22
23
24
30
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
29
28
27
26
25
Symbol
Description
Max
Unit
V
DD
Power Supply Voltage
0.5 to +3.6
V
V
I
Input Voltage
0.5 to +3.6
V
V
O
Output Voltage
0.5 to V
DD
+0.5
V
T
STG
Storage Temperature
65 to +165
C
T
J
Junction Temperature
150
C
ABSOLUTE MAXIMUM RATINGS
(1)
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Symbol
Parameter
Min
Typ.
Max.
Unit
C
IN
Input Capacitance
--
6
--
pF
CAPACITANCE
(1)
(T
A
= +25C, F = 1.0MHz)
NOTE:
1. This parameter is measured at characterization but not tested.
Symbol
Description
Min.
Typ.
Max.
Unit
T
A
Ambient Operating Temperature
40
+25
+85
C
V
DD
Internal Power Supply Voltage
2.3
2.5
2.7
V
RECOMMENDED OPERATING RANGE
INDUSTRIAL TEMPERATURE RANGE
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
3
PIN DESCRIPTION
Symbol
I/O
Type
Description
A
I
LVTTL
Clock input
G1
I
LVTTL
Gate for outputs Q
1
through Q
5
. When G1 is LOW, these outputs are enabled. When G1 is HIGH, these outputs are asynchro-
nously disabled to the level designated by GL
(1)
.
G2
I
LVTTL
Gate for outputs Q
6
through Q
10
. When G2 is LOW, these outputs are enabled. When G2 is HIGH, these outputs are asynchro-
nously disabled to the level designated by GL
(1)
.
GL
I
LVTTL
Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn
O
LVTTL
Clock outputs
V
DD
PWR
Power supply for the device core, inputs, and outputs
GND
PWR
Power supply return for power
NOTE:
1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt
pulses or be able to tolerate them in down stream circuitry.
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. Voltage required to maintain a logic HIGH.
3. Voltage required to maintain a logic LOW.
4. Typical values are at V
DD
= 2.5V, +25C ambient.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
(1)
Symbol
Parameter
Test Conditions
Min.
Typ.
(4)
Max
Unit
I
IH
Input HIGH Current
V
DD
= 2.7V
V
I
= V
DD
/GND
--
--
5
A
I
IL
Input LOW Current
V
DD
= 2.7V
V
I
= GND/V
DD
--
--
5
V
IK
Clamp Diode Voltage
V
DD
= 2.3V, I
IN
= -18mA
--
- 0.7
- 1.2
V
V
IN
DC Input Voltage
- 0.3
+3.6
V
V
IH
DC Input HIGH
(2)
1.7
--
V
V
IL
DC Input LOW
(3)
--
0.7
V
V
OH
Output HIGH Voltage
I
OH
= -12mA
V
DD
- 0.4
--
V
I
OH
= -100
A
V
DD
- 0.1
--
V
V
OL
Output LOW Voltage
I
OL
= 12mA
--
0.4
V
I
OL
= 100
A
--
0.1
V
INDUSTRIAL TEMPERATURE RANGE
4
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
POWER SUPPLY CHARACTERISTICS
Symbol
Parameter
Test Conditions
(1)
Typ.
Max
Unit
I
DDQ
Quiescent V
DD
Power Supply Current
V
DD
= Max., Reference Clock = LOW
1.5
2
mA
Outputs enabled, All outputs unloaded
I
DDD
Dynamic V
DD
Power Supply
V
DD
= Max., V
DD
= Max., C
L
= 0pF
150
200
A/MHz
Current per Output
I
TOT
Total Power V
DD
Supply Current
V
DD
= 2.5V., F
REFERENCE
CLOCK
= 100MHz, C
L
= 15pF
70
90
mA
V
DD
= 2.5V., F
REFERENCE
CLOCK
= 200MHz, C
L
= 15pF
100
150
INPUT AC TEST CONDITIONS
Symbol
Parameter
Value
Units
V
IH
Input HIGH Voltage
V
DD
V
V
IL
Input LOW Voltage
0
V
V
TH
Input Timing Measurement Reference Level
(1)
V
DD
/2
V
t
R
, t
F
Input Signal Edge Rate
(2)
2
V/ns
NOTES:
1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.
NOTE:
1. The termination resistors are excluded from these measurements.
AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
(4)
Symbol
Parameter
Min.
Typ.
Max
Unit
Skew Parameters
t
SK
(
O
)
Same Device Output Pin-to-Pin Skew
(1)
--
--
25
ps
t
SK
(
P
)
Pulse Skew
(2)
--
--
300
ps
t
SK
(
PP
)
Part-to-Part Skew
(3)
--
--
300
ps
Propagation Delay
t
PLH
Propagation Delay A to Qn
--
--
2
ns
t
PHL
t
R
Output Rise Time (20% to 80%)
350
--
850
ps
t
F
Output Fall Time (20% to 80%)
350
--
850
ps
f
O
Frequency Range
--
--
200
MHz
Output Gate Enable/Disable Delay
t
PGE
Output Gate Enable to Qn
--
--
3.5
ns
t
PGD
Output Gate Enable to Qn Driven to GL Designated Level
--
--
3
ns
NOTES:
1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.
2. Skew measured is the difference between propagation delay times t
PHL
and t
PLH
of any output under identical input and output transitions and load conditions on any one device.
3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical V
DD
levels
and temperature.
4. Guaranteed by design.
INDUSTRIAL TEMPERATURE RANGE
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
5
Propagation and Skew Waveforms
NOTE: Pulse Skew is calculated using the following expression:
t
SK
(
P
) = | t
PHL
- t
PLH
|
where t
PHL
and t
PLH
are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the t
PHL
and t
PLH
shown are not
valid measurements for this calculation because they are not taken from the same pulse.
AC TIMING WAVEFORMS
t
PLH
t
PHL
t
SK(O)
t
SK(O)
Qn
Qm
V
OH
V
TH
V
OL
V
OH
V
TH
V
OL
A
V
IH
V
TH
V
IL
t
W
t
W
1/fo
Gate Disable/Enable Runt Pulse Generation
NOTE:
As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this problem.
t
PLH
GL
Gx
Qn
V
IH
V
TH
V
IL
V
IH
V
TH
V
IL
V
O H
V
TH
V
O L
t
PG D
t
PG E
A
V
IH
V
TH
V
IL
INDUSTRIAL TEMPERATURE RANGE
6
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
Test Circuit for Input/Output
INPUT/OUTPUT TEST CONDITIONS
V
DD
D.U.T.
C
L
V
D D
R1
R2
Qn
A
Pulse
Generator
V
IN
3 inch, ~50
Transm ission Line
V
DD
R1
R2
TEST CIRCUIT AND CONDITIONS
Symbol
V
DD
= 2.5V 0.2V
Unit
V
TH
V
DD
/ 2
V
R1
100
R2
100
C
L
15
pF
INDUSTRIAL TEMPERATURE RANGE
IDT5T9070
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
7
ORDERING INFORMATION
IDT
XXXXX
Package
Device Type
5T9070
2.5V Single Data Rate 1:10 Clock Buffer
Terabuffer Jr.
Thin Shrink Small Outline Package
PA
XX
Process
X
-40C to +85C (Industrial)
I
CORPORATE HEADQUARTERS
for SALES:
for Tech Support:
2975 Stender Way
800-345-7015 or 408-727-6116
logichelp@idt.com
Santa Clara, CA 95054
fax: 408-492-8674
(408) 654-6459
www.idt.com