ChipFind - документация

Электронный компонент: NDH8303N

Скачать:  PDF   ZIP
May 1997
NDH8303N
Dual N-Channel Enhancement Mode Field Effect Transistor
General Description
Features
____________________________________________________________________________________________
Absolute Maximum Ratings
T
A
= 25C unless otherwise noted
Symbol
Parameter
NDH8303N
Units
V
DSS
Drain-Source Voltage
20
V
V
GSS
Gate-Source Voltage
8
V
I
D
Drain Current - Continuous
(Note 1)
3.8
A
- Pulsed
15
P
D
Maximum Power Dissipation
(Note 1)
0.8
W
T
J
,T
STG
Operating and Storage Temperature Range
-55 to 150
C
THERMAL CHARACTERISTICS
R
JA
Thermal Resistance, Junction-to-Ambient
(Note 1)
156
C/W
R
JC
Thermal Resistance, Junction-to-Case
(Note 1)
40
C/W
NDH8303N Rev.C
SuperSOT
TM
-8 N-Channel enhancement mode power field
effect transistors are produced using Fairchild's proprietary,
high cell density, DMOS technology. This very high density
process is especially tailored to minimize on-state resistance.
These devices are particularly suited for low voltage
applications such as notebook computer power management,
and other battery powered circuits where fast switching, and
low in-line power loss are needed in a very small outline surface
mount package.
3.8 A, 20 V. R
DS(ON)
= 0.035
@ V
GS
= 4.5 V
R
DS(ON)
= 0.045
@ V
GS
= 2.7 V.
Proprietary SuperSOT
TM
-8 package design using copper
lead frame for superior thermal and electrical capabilities.
High density cell design for extremely low R
DS(ON)
.
Exceptional on-resistance and maximum DC current
capability.
1
5
7
8
6
4
3
2
1997 Fairchild Semiconductor Corporation
ELECTRICAL CHARACTERISTICS
(T
A
= 25C unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
OFF CHARACTERISTICS
BV
DSS
Drain-Source Breakdown Voltage
V
GS
= 0 V, I
D
= 250 A
20
V
I
DSS
Zero Gate Voltage Drain Current
V
DS
= 16 V, V
GS
= 0 V
1
A
T
J
= 55
o
C
10
A
I
GSSF
Gate - Body Leakage, Forward
V
GS
= 8 V, V
DS
= 0 V
100
nA
I
GSSR
Gate - Body Leakage, Reverse
V
GS
= -8 V, V
DS
= 0 V
-100
nA
ON CHARACTERISTICS
(Note 2)
V
GS(th)
Gate Threshold Voltage
V
DS
= V
GS
, I
D
= 250 A
0.4
0.7
1
V
T
J
= 125
o
C
0.3
0.45
0.8
R
DS(ON)
Static Drain-Source On-Resistance
V
GS
= 4.5 V, I
D
= 3.8 A
0.029
0.035
T
J
= 125
o
C
0.043
0.063
V
GS
= 2.7 V, I
D
= 3.3 A
0.036
0.045
I
D(on)
On-State Drain Current
V
GS
= 4.5 V, V
DS
= 5 V
15
A
V
GS
= 2.7 V, V
DS
= 5 V
5
g
FS
Forward Transconductance
V
DS
= 5 V, I
D
= 3.8 A
15
S
DYNAMIC CHARACTERISTICS
C
iss
Input Capacitance
V
DS
= 10 V, V
GS
= 0 V,
f = 1.0 MHz
700
pF
C
oss
Output Capacitance
370
pF
C
rss
Reverse Transfer Capacitance
145
pF
SWITCHING CHARACTERISTICS
(Note 2)
t
D(on)
Turn - On Delay Time
V
DD
= 5 V, I
D
= 1 A,
V
GS
= 4.5 V, R
GEN
= 6
8
15
ns
t
r
Turn - On Rise Time
22
40
ns
t
D(off)
Turn - Off Delay Time
48
90
ns
t
f
Turn - Off Fall Time
23
40
ns
Q
g
Total Gate Charge
V
DS
= 10 V,
I
D
= 3.8 A, V
GS
= 4.5 V
19.6
nC
Q
gs
Gate-Source Charge
2.5
nC
Q
gd
Gate-Drain Charge
6.5
nC
NDH8303N Rev.C
ELECTRICAL CHARACTERISTICS
(T
A
= 25C unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS
I
S
Maximum Continuous Drain-Source Diode Forward Current
0.67
A
V
SD
Drain-Source Diode Forward Voltage
V
GS
= 0 V, I
S
= 0.67 A
(Note 2)
0.65
1.2
V
Notes:
1. R
JA
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R
JC
is guaranteed by
design while R
CA
is determined by the user's board design.
P
D
(
t
) =
T
J
-
T
A
R
JA
(
t
)
=
T
J
-
T
A
R
JC
+
R
CA
(
t
)
=
I
D
2
(
t
)
R
DS
(
ON
)
T
J
Typical R
JA
for single device operation using the board layout shown below on 4.5"x5" FR-4 PCB in a still air environment:
156
o
C/W when mounted on a 0.0025 in
2
pad of 2oz copper.
Scale 1 : 1 on letter size paper.
2. Pulse Test: Pulse Width < 300s, Duty Cycle < 2.0%.
NDH8303N Rev.C
NDH8303N Rev.C
0
0.5
1
1.5
2
2.5
3
0
4
8
1 2
1 6
2 0
V , DRAIN-SOURCE VOLTAGE (V)
I , DRAIN-SOURCE CURRENT (A)
DS
D
1.5
2.0
2.7
2.5
3.0
V = 4.5V
GS
-50
-25
0
2 5
5 0
7 5
1 0 0
1 2 5
1 5 0
0 .6
0 .8
1
1 .2
1 .4
1 .6
1 .8
T , JUNCTION TEMPERATURE (C)
DRAIN-SOURCE ON-RESISTANCE
J
R , NORMALIZED
DS(ON)
V = 4.5V
GS
I = 3.8A
D
0
4
8
1 2
1 6
2 0
0 .8
1
1 .2
1 .4
1 .6
1 .8
2
I , DRAIN CURRENT (A)
DRAIN-SOURCE ON-RESISTANCE
V = 2.0V
GS
D
R , NORMALIZED
DS(on)
4.5
3.5
2.5
3.0
2.7
4.0
0
4
8
1 2
1 6
2 0
0
0.5
1
1.5
2
I , DRAIN CURRENT (A)
DRAIN-SOURCE ON-RESISTANCE
V = 4.5 V
GS
T = 125C
J
25C
-55C
D
R , NORMALIZED
DS(on)
Typical Electrical Characteristics
Figure 1. On-Region Characteristics.
Figure 2. On-Resistance Variation with Gate
Voltage and Drain Current.
Figure 3. On-Resistance Variation with
Temperature.
Figure 4. On-Resistance Variation with Drain
Current and Temperature.
Figure 5. Transfer Characteristics.
Figure 6. Gate Threshold Variation with
Temperature.
0
0.5
1
1.5
2
2.5
0
3
6
9
12
15
V , GATE TO SOURCE VOLTAGE (V)
I , DRAIN CURRENT (A)
25C
125C
V = 5V
DS
GS
D
T = -55C
J
-50
-25
0
2 5
5 0
7 5
1 0 0
1 2 5
1 5 0
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3
T , JUNCTION TEMPERATURE (C)
GATE-SOURCE THRESHOLD VOLTAGE
J
V , NORMALIZED
th
I = 250A
D
V = V
GS
DS
NDH8303N Rev.C
-50
-25
0
25
50
75
100
125
150
0.9
0.95
1
1.05
1.1
1.15
T , JUNCTION TEMPERATURE (C)
DRAIN-SOURCE BREAKDOWN VOLTAGE
BV , NORMALIZED
DSS
J
I = 250A
D
0
0 .2
0 .4
0.6
0 .8
1
1 .2
0 .0 0 0 1
0 .0 0 1
0 .0 1
0 .1
0 .5
1
5
1 5
V , BODY DIODE FORWARD VOLTAGE (V)
I , REVERSE DRAIN CURRENT (A)
T = 125C
J
25C
-55C
V =0V
GS
SD
S
0
5
1 0
1 5
2 0
2 5
0
1
2
3
4
5
Q , GATE CHARGE (nC)
V , GATE-SOURCE VOLTAGE (V)
g
GS
I = 3.8A
D
V = 5V
DS
10V
15V
0 .1
0 .2
0 .5
1
3
5
1 0
2 0
1 0 0
2 0 0
3 0 0
5 0 0
1 0 0 0
1 5 0 0
2 0 0 0
2 5 0 0
V , DRAIN TO SOURCE VOLTAGE (V)
CAPACITANCE (pF)
DS
f = 1 MHz
V = 0V
GS
C
oss
C
iss
C
rss
Figure 7. Breakdown Voltage Variation with
Temperature.
Figure 8. Body Diode Forward Voltage Variation
with Current and Temperature
.
Figure 9. Capacitance Characteristics.
Figure 10. Gate Charge Characteristics.
Typical Electrical Characteristics
G
D
S
V
DD
R
L
V
V
IN
OUT
V
GS
DUT
R
GEN
Figure 11. Switching Test Circuit
.
Figure 12. Switching Waveforms.
10%
50%
90%
10%
90%
90%
50%
V
IN
V
OUT
on
off
d(off)
f
r
d(on)
t
t
t
t
t
t
INVERTED
10%
PULSE WIDTH