DDC's BUS-61559 series of Advanced
Integrated Mux Hybrids with enhanced
RT Features (AIM-HY'er) comprise a
complete interface between a micro-
processor and a MIL-STD-1553B
Notice 2 bus, implementing Bus
Controller (BC), Remote Terminal (RX,
and Monitor Terminal (MT) modes.
Packaged in a single 78-pin DIP or
82-pin flat package the BUS-61559
series contains dual low-power trans-
ceivers and encoder/decoders, com-
plete BC/RT/MT protocol logic, memory
management and interrupt logic, 8K x 16
of shared static RAM, and a direct,
buffered interface to a host processor bus.
The BUS-61559 includes a number of
advanced features in support of
MIL-STD-1553B Notice 2 and STANAG
3838. Other salient features of the
BUS-61559 serve to provide the bene-
fits of reduced board space require-
ments enhanced software flexibility,
and reduced host processor overhead
The BUS-61559 contains internal
address latches and bidirectional data
buffers to provide a direct interface to
a host processor bus. Alternatively,
the buffers may be operated in a fully
transparent mode in order to interface
to up to 64K words of external shared
RAM and/or connect directly to a com-
ponent set supporting the 20 MHz
STANAG-3910 bus.
The memory management scheme
for RT mode prevails an option for
separation of broadcast data, in com-
pliance with 1553B Notice 2. A circu-
lar buffer option for RT message data
blocks offloads the host processor for
bulk data transfer applications.
Another feature besides those listed
to the right, is a transmitter inhibit con-
trol for the individual bus channels.
The BUS-61559 series hybrids oper-
ate over the full military temperature
range of -55 to +125"C and MIL-PRF-
38534 processing is available. The
hybrids are ideal for demanding mili-
tary and industrial microprocessor-to-
1553 applications
MIL-STD-1553B NOTICE 2
ADVANCED INTEGRATED MUX HYBRIDS
WITH ENHANCED RT FEATURES (AIM-HY'er)
FEATURES
Complete Integrated 1553B
Notice 2 Interface Terminal
Functlonal Superset of BUS-
61553 AlM-HYSeries
Internal Address and Data
Buffers for Dlrect Interface to
Processor Bus
RT Subaddress Circular Buffers
to Support Bulk Data Transfers
Optlonal Separatlon of
RT Broadcast Data
Internal Interrupt Status and
Time Tag Registers
Internal ST Command
Illegalization
MIL-PRF-38534 Processing
Available
8
(ILLEGALIZATION
ENABLE)
ILLENA
BUS-25679
7
5
4
1
2
3
LOW-POWER
TRANSCEIVER
A
TX_INH_A
8
BUS-25679
7
5
4
1
2
3
LOW-POWER
TRANSCEIVER
A
TX_INH_A
(RT ADDRESS)
RTAD 4-
, RTADP
(BROADCAST
ENABLE)
BRO_ENA
RTFAIL
(RTFAIL,
RTFLAG) RTFLAG
(BROADCAST,
MESSAGE
TIMING, DATA
STROBE AND ERROR
INDICATORS)
BCSTRCV, CMD_STR, TXDTA_STR
RXDTA_STR, MSG_ERR, INCMD
ILLEGALLIZATION
LOGIC
DUAL
ENCODER/
DECODER
BC/RT/MT
PROTOCOL
8K x 16
DUAL
PORT
RAM
MEMORY DATA
MEMORY ADDRESS
MEMORY
MANAGEMENT,
SHARED
RAM/
PROCESSOR
INTERFACE,
INTERRUPT
LOGIC
TAGCLK
SSFLAG
MEMENA-IN
MEMEN-OUT,MEMWR, MEMOE
INT
IOEN, READYD
TRANSPARENT/BUFFERED, MSTCLR,
STRBD, SELECT, MEM/REG, RD/WR
(TIME TAG
CLOCK)
(SUBSYSTEM
FLAG)
(MEMORY
CONTROL)
(INTERRUPT
REQUEST)
(PROCESSOR
CONTROL)
ADDRESS
LATCHES/
BUFFERS*
ADDR_LAT
A15-A
D15-D
DATA
BUFFERS*
CLK IN (16MHz)
(PROCESSOR
DATA)
(PROCESSOR
ADDRESS)
(ADDRESS
LATCH
CONTROL)
BU-61559 BLOCK DIAGRAM
DESCRIPTION
1990, 1999 Data Device Corporation
BUS-61559 SERIES
2
ORDERING INFORMATION
BUS-615XX- XX0X*
Supplemental Process Requirements:
S = Pre-Cap Source Inspection
L = Pull Test
Q = Pull Test and Pre-Cap Inspection
K = One Lot Date Code
W = One Lot Date Code and PreCap Source
Y = One Lot Date Code and 100% Pull Test
Z = One Lot Date Code, PreCap Source and 100% Pull Test
Blank = None of the Above
Process Requirements:
0 = Standard DDC Processing, no Burn-In (See page xiii.)
1 = MIL-PRF-38534 Compliant
2 = B**
3 = MIL-PRF-38534 Compliant with PIND Testing
4 = MIL-PRF-38534 Compliant with Solder Dip
5 = MIL-PRF-38534 Compliant with PIND Testing and Solder Dip
6 = B** with PIND Testing
7 = B** with Solder Dip
8 = B** with PIND Testing and Solder Dip
9 = Standard DDC Processing with Solder Dip, no Burn-In (See page xiii.)
Temperature Grade/Data Requirements:
1 = -55C to +125C
2 = -40C to +85C
3 = 0C to +70C
4 = -55C to +125C with Variables Test Data
5 = -40C to +85C with Variables Test Data
8 = 0C to +70C with Variables Test Data
Power Supply and Packaging
59 = +5 V/-15 V DDIP
60 = +5 V/-12 V DIP
69 = +5 V/-15 V Flat Pack
70 = +5 V/-12 V Flat Pack
71 = +5 V Flat Pack
*-601 version also available = MIL-STD-1760 compatible with fully compliant
MIL-PRF-38534 Processing Available
4
The information in this data sheet is believed to be accurate; however, no responsibility is
assumed by Data Device Corporation for its use, and no license or rights are
granted by implication or otherwise in connection therewith.
Specifications are subject to change without notice.
105 Wilbur Place, Bohemia, New York 11716-2482
For Technical Support - 1-800-DDC-5757 ext. 7257 or 7381
Headquarters - Tel: (631) 567-5600 ext. 7257 or 7381, Fax: (631) 567-7358
Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610
West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988
Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264
Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689
World Wide Web - http://www.ddc-web.com
ILC DATA DEVICE CORPORATION
REGISTERED TO ISO 9001
FILE NO. A5976
K-ABR
PRINTED IN THE U.S.A.
PDF 
ZIP