ChipFind - документация

Электронный компонент: DPE128X32XJ3

Скачать:  PDF   ZIP
4 Megabit CMOS EEPROM
DPE128X32XJ3
ADVANCED INFORMATION
DESCRIPTION:
The DPE128X32XJ3 is a high-performance Electrically Erasable and Programmable Read Only Memory (EEPROM) module and may
be organized as 128K X 32, 256K X 16 or 512K X 8.
The module is built with four low-power CMOS 128K X 8 EEPROMs. The four chip enables are used for individual BWDW* selection.
The DPE128X32XJ3 is ideally suited for those computer systems having 16-bit or 32-bit architectures.
The DPE128X32XJ3 contains a 128-BWDW page register to allow writing of up to 128 BWDWs simultaneously. During a write
cycle, the address and 1 to 128 BWDWs of data are internally latched, freeing the address and data bus for other operations.
Following the initiation of a write cycle, the module will automatically write the latched data using an internal control timer. The
end of a write cycle can be detected by DATA Polling of the most significant data bit in each byte. Once the end of a write cycle
has been detected, a new access for a read or write can begin.
FEATURES:
Fast Access Times: 120, 150, 200, 250ns
Organizations Available:
128K X 32, 256K X 16 or 512K X 8
Automatic Page Write Operation
Internal Address and Data Latches
Internal Control Timer
Fast Write Cycle Times
Page Write Cycle Time: 10ms maximum
1 to 128 BWDW* Page Write Operation
DATA Polling for END of Write Detection
High Reliability CMOS Technology
Endurance: 10
4
Cycles
Data Retention: 10 years
Single +5V Power Supply,
10% Tolerance
CMOS and TTL Compatible Inputs and Outputs
Standard Package:
68-Pin "J" Leaded
Ceramic Surface Mount Module
* Byte, Word or Double Word (BWDW).
512Kx8/256Kx16/128Kx32, 120 - 250ns, PGA
30A014-25
D
This document contains information on a product under consideration for
development at Dense-Pac Microsystems, Inc. Dense-Pac reserves the right
to
c
hange or discontinue information on this product without prior notice.
PIN-OUT DIAGRAM
FUNCTIONAL BLOCK DIAGRAM
PIN NAMES
A0 - A16
Address Inputs
I/O0 - I/O31
Data In/Out
CE
Chip Enable
WE0 - WE3
Write Enables
OE
Output Enable
V
DD
Power (+5V)
V
SS
Ground
RESET
Reset
N.C.
No Connect
30A212-00
REV. A
1
DPE128X32XJ3
Dense-Pac Microsystems, Inc.
ADVANCED INFORMATION
Dense-Pac Microsystems, Inc.
7321 Lincoln Way Garden Grove , California 92841-1431
(714) 898-0007 (800) 642-4477
(Outside CA)
FAX: (714) 897-1772 http://www.dense-pac.com
ORDERING INFORMATION
MECHANICAL DIAGRAMS
30A212-00
REV. A
2